This Article 
 Bibliographic References 
 Add to: 
Floating-Point to Logarithmic Encoder Error Analysis
July 1988 (vol. 37 no. 7)
pp. 858-863
The logarithmic number (LNS), which supports high-speed, high-precision arithmetic, is envisioned as a possible arithmetic coprocessor attachment to a floating-point (FLP) processor. An error analysis of an FLP-to-LNS encoder is presented. Analytic expressions for the probability density function of the encoding error are derived for a number of cases, according to the memory word lengths used

[1] F. J. Taylor, "A hybrid floating-point logarithmic number system processor,"IEEE Trans. Circuits Syst., vol. CAS-32, pp. 92-95, Jan. 1985.
[2] T. Kurokawa, J. A. Payne, and S. C. Lee, "Error analysis of recursive digital filters implemented with logarithmic number systems,"IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-28, pp. 706-715, Dec. 1980.
[3] N. G. Kingsbury and P. J. W. Rayner, "Digital filtering using logarithmic arithmetic,"Electron. Lett., vol. 7, pp. 56-58, Jan. 28, 1971.
[4] G. L. Sicuranza, "2-D digital filters using logarithmic number systems,"Electron. Lett., vol. 17, pp. 854-855, Oct. 1981.
[5] E. E. Swartzlander and A. G. Alexopoulos, "The sign/logarithm number system,"IEEE Trans. Comput., vol. C-24, pp. 1238-1242, Dec. 1975.

Index Terms:
floating point processor; simulation; logarithmic encoder; logarithmic number; arithmetic coprocessor attachment; error analysis; probability density function; digital arithmetic; digital filters; encoding; error analysis.
T. Stouraitis, F.J. Taylor, "Floating-Point to Logarithmic Encoder Error Analysis," IEEE Transactions on Computers, vol. 37, no. 7, pp. 858-863, July 1988, doi:10.1109/12.2232
Usage of this product signifies your acceptance of the Terms of Use.