
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
D. Nikolos, A.M. Paschalis, G. Philokyprou, "Efficient Design of Totally SelfChecking Checkers for all LowCost Arithmetic Codes," IEEE Transactions on Computers, vol. 37, no. 7, pp. 807814, July, 1988.  
BibTex  x  
@article{ 10.1109/12.2226, author = {D. Nikolos and A.M. Paschalis and G. Philokyprou}, title = {Efficient Design of Totally SelfChecking Checkers for all LowCost Arithmetic Codes}, journal ={IEEE Transactions on Computers}, volume = {37}, number = {7}, issn = {00189340}, year = {1988}, pages = {807814}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.2226}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Efficient Design of Totally SelfChecking Checkers for all LowCost Arithmetic Codes IS  7 SN  00189340 SP807 EP814 EPD  807814 A1  D. Nikolos, A1  A.M. Paschalis, A1  G. Philokyprou, PY  1988 KW  totally selfchecking checkers; lowcost arithmetic codes; partitioning; trees; gate levels; reliability; error detection codes; fault tolerant computing. VL  37 JA  IEEE Transactions on Computers ER   
[1] A. Avizienis, "Arithmetic error codes: Cost and effectiveness studies for application in digital system design,"IEEE Trans. Comput., vol. C20, pp. 13221331, Nov. 1971.
[2] T. R. N. Rao,Error Coding for Arithmetic Processors. New York: Academic, 1974.
[3] W. W. Peterson, "On checking an adder,"IBM J. Res. Develop., vol. 2, pp. 166168, Apr. 1958.
[4] J. F. Wakerly, "Detection of unidirectional multiple errors using lowcost arithmetic codes,"IEEE Trans. Comput., vol. C24, pp. 210 212, Feb. 1975.
[5] B. Parhami and A. Avizienis, "Detection of storage errors in mass memories using lowcost arithmetic error codes,"IEEE Trans. Comput., vol. C27, pp. 302308, Apr. 1978.
[6] J. Wakerly,Error Detecting Codes SelfChecking Circuits and Applications. Amsterdam, The Netherlands: Elsevier NorthHolland, 1978.
[7] H. L. Garner, "Error codes for arithmetic operations,"IEEE Trans. Electron. Comput., vol. EC15, pp. 763770, Oct. 1966.
[8] D. T. Brown, "Error detecting and correcting binary codes for arithmetic operations,"IRE Trans. Electron. Comput., vol. EC9, pp. 333337, Sept. 1960.
[9] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP Congress, 1968, vol. 2, pp. 878883.
[10] D. A. Anderson, "Design of selfchecking digital networks using coding techniques," Univ. Illinois Coordinated Sci. Lab., Urbana, IL, Tech. Rep. R527, Sept. 1971.
[11] D. A. Anderson and G. Metze, "Design of totally selfchecking check circuits formoutofncodes,"IEEE Trans. Comput., vol. C12, pp. 263269, Mar. 1973.
[12] N. Gaitanis, "Totally selfchecking checkers for lowcost arithmetic codes,"IEEE Trans. Comput., vol. C34, pp. 596601, July 1985.
[13] J. L. A. Hughes, E. J. McCluskey, and D. J. Lu, "Design of totally selfchecking comparators with an arbitrary number of inputs," inProc. 13th Int. Symp. FaultTolerant Comput., Milan, Italy, June 1983. pp. 169172.
[14] J. L. A. Hughes, E. J. McCluskey, and D. J. Lu, "Design of totally selfchecking comparators with an arbitrary number of inputs," Cent. Reliable Comput., Stanford Univ., Stanford, CA, Tech. Rep. 8318, Nov. 1983.
[15] M. J. Ashjaee and S. M. Reddy, "On totally selfchecking checkers for separable codes,"IEEE Trans. Comput., vol. C26, pp. 737744, Aug. 1977.
[16] J. F. Wakerly, "One's complement adder eliminates unwanted zero,"Electronics, pp. 103105, Feb. 5, 1976.
[17] J. Khakbaz, "Totally selfchecking checker for loutofncode using tworail codes,"IEEE Trans. Comput., vol. C31, pp. 677681, July 1982.
[18] F. F. Sellers, M. Y. Hsiao, and L. W. Beamson,Error Detecting Logic for Digital Computers. New York: McGrawHill, 1968.
[19] G. G. Langdon, Jr. and C. K. Tang, "Concurrent error detection for group lookahead binary adders,"IBM J. Res. Develop., pp. 563 573, Sept. 1970.
[20] S. L. Wang and A. Avizienis, "The design of totally self checking circuits using programmable logic arrays," inProc. FTCS 9, June 1979, pp. 173180.
[21] Y. Tamir and C. H. Sequin, "Design and application of selftesting comparators implemented with MOS PLA's,"IEEE Trans. Comput., vol. C33, pp. 493506, June 1984.
[22] T. G. Gaddes, "An errordetecting binary adder: A hardwareshared implementation,"IEEE Trans. Comput., vol. C19, pp. 3438, Jan. 1970.
[23] Texas Instruments,The TTL Data Book for Design Engineers, 2nd ed., Texas Instruments, Dallas, TX, 1976.
[24] M. A. Breuer and A. D. Friedman,Diagnosis and Reliable Design of Digital Systems. Marshfield, MA: Pitman, 1977.
[25] D. Nikolos, A. M. Paschalis, and G. Philokyprou, "Efficient design of totally selfchecking checkers for all separate lowcost arithmetic codes," inProc. First Euro. Workshop Fault Diagnostics, Reliability and Related KnowledgeBased Approaches, Aug. 31Sept. 3, 1986.