This Article 
 Bibliographic References 
 Add to: 
Strongly Code Disjoint Checkers
June 1988 (vol. 37 no. 6)
pp. 751-756
Strongly code-disjoint (SCD) checkers are defined and shown to include totally self-checking (TSC) code-disjoint checkers. This type of checker is the natural companion of strongly fault-secure (SFS) networks. SCD checkers are the largest class of checkers with which a combinational system may achieve the TSC goal. Some examples are given to illustrate the design of SCD checkers.

[1] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Rep. 527, CSL/Univ. Illinois, Sept. 1971.
[2] J. M. Ashjaee and S. M. Reddy, "On totally self-checking checkers for separable codes," inProc. 6th FTCS, Pittsburgh, PA, June 21-23, 1976.
[3] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP Congress, Edinburgh, 1968,Inf. Processing 68, Amsterdam, North Holland, 1969.
[4] B. Courtois, "Failure mechanisms, fault hypotheses and analytical testing on LSI NMOS (HMOS) circuits," inProc. VLSI 81, Univ. Edinburgh, 1981.
[5] J. Galiay, Y. Crouzet, M. Vergniault, "Physical versus logical fault models MOS LSI circuits: Impact on their testability,"IEEE Trans. Comput., June 1980.
[6] I. Jansch and B. Courtois, "Design of checkers based on analytical fault hypotheses," inProc. 20th Euro. Solid-State Circuits Conf., Edinburgh, Scotland, Sept. 1984.
[7] J. P. Khakbaz and E. J. McCluskey, "Self testing embedded parity checkers exaustive XOR gate testing," Stanford Univ., CRC Rep. 82- 10/CSL TN 207, June 1982.
[8] J. P. Mak, J. A. Abraham, and E. S. Davidson, "The design of PLAs with concurrent error detection," inProc. 12th FTCS, Santa Monica, CA, June 22-24, 1982.
[9] McCluskey and F. W. Clegg, "Fault equivalence in combinational logic networks,"IEEE Trans. Comput., vol. C-20, pp. 1286-1293, Nov. 1971.
[10] M. Nicolaidis, I. Jansch, and B. Courtois, "Strongly code disjoint checkers," inProc. 14th FTCS, Orlando, FL, June 1984.
[11] M. Nicolaidis, "An unified BIST approach using specific strongly code disjoint checkers design," IMAG Rep. 599, Mar. 1986.
[12] J. E. Smith and G. Metze, "Strongly fault secure logic networks,"IEEE Trans. Comput., June 1978.
[13] J. Viaud and R. David, "Sequentially self-checking circuits," inProc. FTCS 10, June 1980, pp. 263-268.
[14] J. P. Wakerly, "Partially self-checking circuits and their use in performing logical operations,"IEEE Trans. Comput., July 1974.

Index Terms:
strongly code disjoint checkers; strongly fault secure networks; totally self-checking; combinational system; combinatorial circuits; error detection codes.
M. Nicolaidis, B. Courtois, "Strongly Code Disjoint Checkers," IEEE Transactions on Computers, vol. 37, no. 6, pp. 751-756, June 1988, doi:10.1109/12.2217
Usage of this product signifies your acceptance of the Terms of Use.