This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Fault-Tolerant FFT Processor
May 1988 (vol. 37 no. 5)
pp. 617-621
A method is proposed for achieving fault tolerance by introducing a redundant stage for a special-purpose fast Fourier transform (FFT) processor. A concurrent error-detection technique, called recomputing by alternate path, is used to detect errors during normal operation. Once an error is detected, a faulty butterfly can be located with log (N+5) additional cycles. The method has 100% detectio

[1] S. L. Gaverick and E. A. Pierce, "A single wafer 16-point FFT processor," inProc. IEEE 1983 Custom Integrated Circuits Conf., Rochester, NY, pp. 244-248.
[2] P. Banerjee and J. A. Abraham, "Fault-secure algorithms for multiple processor systems," inProc. 11th Int. Symp. Comput. Architecture, June 1984, pp. 279-287.
[3] K.-H. Huang and J. A. Abraham, "Algorithm-based fault tolerance for matrix operations,"IEEE Trans. Comput., vol. C-33, pp. 518-528, June 1984.
[4] J. H. Patel and L. Y. Fung, "Concurrent error detection in ALU's by recomputing with shifted operands,"IEEE Trans. Comput., vol. C- 31, pp. 589-595, July 1982.
[5] J. H. Cooley and J. Tukey, "An algorithm for the machine calculation of complex Fourier series,"Math. Comput., vol. 19, pp. 297-301, Apr. 1965.
[6] A. V. Openheim and R. W. Schafer,Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
[7] J. F. Wakerly,Error-Correcting Codes, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
[8] F. T. Leighton and C. E. Leiserson, "Wafer-scale integration of systolic arrays," inProc. 23rd Annu. Symp. Foundations Comput. Sci., 1982, pp. 297-311.
[9] H. T. Kung and M. S. Lam, "Fault-tolerant and two-level pipelining in VLSI systolic arrays," inProc. MIT Conf. Advanced Res. VLSI, Jan. 1984, pp. 74-83.
[10] G. B. Adams III and H. J. Siegel, "The extra stage cube: A fault-tolerant interconnection network for supersystems,"IEEE Trans. Comput., vol. C-31, pp. 443-454, May 1982.
[11] J. Beetem, M. Denneau, and D. Weingarten, "The GF11 supercomputer," inProc. Int. Symp. Comput. Architecture, 1985, pp. 108-115.
[12] J.-Y. Jou and J. A. Abraham, "Fault-tolerant FFT networks," inProc. 15th Annu. Int. Symp. Fault-Tolerant Comput., June 1985, pp. 338-343.

Index Terms:
fault-tolerant FFT processor; redundant stage; concurrent error-detection technique; recomputing by alternate path; faulty butterfly; roundoff errors; gracefully degraded reconfiguration; reliability; availability; automatic testing; digital integrated circuits; error detection; fault location; fault tolerant computing; integrated circuit testing; parallel architectures; redundancy; signal processing equipment.
Citation:
Y.-H. Choi, M. Malek, "A Fault-Tolerant FFT Processor," IEEE Transactions on Computers, vol. 37, no. 5, pp. 617-621, May 1988, doi:10.1109/12.4614
Usage of this product signifies your acceptance of the Terms of Use.