This Article 
 Bibliographic References 
 Add to: 
The Kappa Network with Fault-Tolerant Destination Tag Algorithm
May 1988 (vol. 37 no. 5)
pp. 612-617
The design of the Gamma network is analyzed in terms of block structure. The analysis reveals the asymmetry of its duplicate links, and an alternate design in the form of the Kappa network is proposed. Its novel feature is the symmetry of duplicate links at the block level. This symmetry results in a simple control algorithm and enhanced fault tolerance. The relationship between the Kappa netwo

[1] C. L. Wu and T. Y. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, pp. 694-702, Aug. 1980.
[2] D. H. Lawrie, "Access and alignment of data in any array processor,"IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
[3] J. H. Patel, "Performance of processor-memory interconnections for multiprocessors,"IEEE Trans. Comput., vol. C-30, pp. 771-780, Oct. 1981.
[4] C.L. Wu and T.Y. Feng,Interconnection Networks for Parallel and Distributed Processing, Computer Society Press, Los Alamitos, Calif., Order No. 574, 1984.
[5] D. P. Agrawal, "Testing and fault-tolerance of multistage interconnection networks,"IEEE Computer, pp. 41-53, Apr. 1982.
[6] G. B. Adams III and H. J. Siegel, "The extra stage cube: A fault-tolerant interconnection network for supersystems,"IEEE Trans. Comput., vol. C-31, pp. 443-454, May 1982.
[7] D. S. Parker and C. S. Raghavendra, "The Gamma network: A multiprocessor interconnnection network with redundant paths," inProc. 9th Annu. Symp. Comput. Architecture, Apr. 1982, pp. 73-80.
[8] A. Varma and C. S. Raghavendra, "On permutations passable by the Gamma network," inProc. 18th Annu. Hawaii Int. Conf. Syst. Sci., Jan. 1985, pp. 10-20.
[9] K. Padmanabhan and D. H. Lawrie, "Fault-tolerance schemes in shuffle-exchange type interconnection networks," inProc. 1983 Int. Conf. Parallel Processing, Aug. 1983, pp. 71-75.
[10] A. Varma and C. S. Raghavendra, "Performance analysis of a redundant-path interconnection network," inProc. 1985 Int. Conf. Parallel Processing, Aug. 1985, pp. 474-479.
[11] L. Ciminiera and A. Serra, "A fault-tolerant connecting network for multiprocessor systems," inProc. 1982 Int. Conf. Parallel Processing, Aug. 1982, pp. 113-122.
[12] R. J. McMillen and H. J. Siegel, "Performance and fault tolerance improvements in the inverse augmented data manipulator network," inProc. 9th Annu. Symp. Comput. Architecture, Apr. 1982, pp. 63-72.
[13] S. M. Reddy and V. P. Kumar, "On fault-tolerant multistage interconnection networks," inProc. 1984 Int. Conf. Parallel Processing, Aug. 1984, pp. 155-164.
[14] S. C. Kothari, G. M. Prabhu, and R. Roberts, "The Kappa network with fault-tolerant destination tag algorithm," ISU Tech. Rep. 85-20, July 1985.

Index Terms:
multistage interconnection network; Kappa network; fault-tolerant destination tag algorithm; Gamma network; symmetry of duplicate links; control algorithm; fault-tolerant networks; fault tolerant computing; multiprocessor interconnection networks; performance evaluation.
S.C. Kothari, G.M. Prabhu, R. Roberts, "The Kappa Network with Fault-Tolerant Destination Tag Algorithm," IEEE Transactions on Computers, vol. 37, no. 5, pp. 612-617, May 1988, doi:10.1109/12.4613
Usage of this product signifies your acceptance of the Terms of Use.