This Article 
 Bibliographic References 
 Add to: 
Modulo 3 Residue Checker: New Results on Performance and Cost
May 1988 (vol. 37 no. 5)
pp. 608-612
The performance and cost of a modulo-3 residue code checker that has been attached to a pipelined serial multiplier to provide a concurrent self-test capability are considered. Analytical results are derived for error detection coverage and minimum error latency; these quantities are observed to be in agreement with simulation results obtained by using ISPS, a register-transfer language. The re

[1] M. Barbacci,The ISPS Language, Carnegie-Mellon Univ., 1977.
[2] M. Barbacci, "Instruction set processor and its applications,"IEEE Trans. Comput., vol. C-30, pp. 24-40, Jan. 1981.
[3] L. R. Weisberg and L. W. Sumney, "The new DOD program on very high speed integrated circuits, (VHSI)," inProc. Govern. Microcircuit Appl. Conf., VII, Nov. 1978, pp. 18-20.
[4] A. Avizienis, "Arithmetic error codes: Cost and effectiveness studies for application in digital system design,"IEEE Trans. Comput., vol. C-20, pp. 1322-1331, Nov. 1971.
[5] N. R. Strader II and T. J. Brosnan, "Error detection for serial processing elements in highly parallel VLSI architectures," inProc. 1984 Conf. Advanced Res. VLSI, M.I.T., Jan. 1984, pp. 184-193.
[6] J. H. Patel and L. Y. Fung, "Concurrent error detection in multiply and divide arrays,"IEEE Trans. Comput., vol. C-32, pp. 417-422, Apr. 1983.
[7] W. K. Jenkins, "The design of error checkers for self-checking residue number arithmetic,"IEEE Trans. Comput., vol. C-32, pp. 388-396, Apr. 1983.
[8] J. J. Shedletsky and E. J. McCluskey, "The error latency of a fault in a combinational digital circuit," inProc. Int. Symp. Fault-Tolerant Comput., June 1975, pp. 210-214.
[9] J. Wakerly,Error Detecting Codes, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
[10] J. B. Clary and R. A. Sacane, "Self-testing computers,"Computer, vol. 12, pp. 49-59, Oct. 1979.
[11] R. F. Lyon, "Two's complement pipeline multipliers,"IEEE Trans. Commun., vol. COM-24, no. 4, pp. 418-425, Apr. 1976.
[12] R. Lyon, "A bit-serial VLSI architectural methodology for signal processing," inProc. VLSI 81 Int. Conf., May 1981, pp. 131-150.
[13] J. Byron, L. Deight, and G. Stratton,RADC Testability Notebook, RADC-TR-82-189, Rome Air Develop. Center, p. G-9, June 1982.
[14] W. G. Bouricius, W. C. Carter, and P. R. Schneider, "Reliability modeling techniques for self-repairing computer systems," inProc. 24th ACM Nat. Conf., 1969, pp. 295-309.
[15] T. R. N. Rao,Error Coding for Arithmetic Processors. New York: Academic, 1974.
[16] R. W. Heckelman and D. K. Bhavsar, "Self-testing VLSI," inProc. IEEE Int. Solid-State Circuits Conf. XXIV, 1981, pp. 174-175.

Index Terms:
built in test; modulo-3 residue code checker; pipelined serial multiplier; concurrent self-test; error detection coverage; minimum error latency; multiplier input operands; 4- mu m NMOS; standard cell design; automatic testing; digital arithmetic; error detection; field effect integrated circuits; integrated circuit testing; multiplying circuits; performance evaluation; pipeline processing.
J.W. Watterson, J.J. Hallenbeck, "Modulo 3 Residue Checker: New Results on Performance and Cost," IEEE Transactions on Computers, vol. 37, no. 5, pp. 608-612, May 1988, doi:10.1109/12.4612
Usage of this product signifies your acceptance of the Terms of Use.