This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Implementing Precise Interrupts in Pipelined Processors
May 1988 (vol. 37 no. 5)
pp. 562-573
Five solutions to the precise interrupt problem in pipelined processors are described and evaluated. An interrupt is precise if the saved process state corresponds to a sequential model of program execution in which one instruction completes before the next begins. In a pipelined processor, precise interrupts are difficult to implement because an instruction may be initiated before its predeces

[1] Amdahl Corp.,Amdahl 470V/8 Computing System Machine Reference Manual, pub. G1014.0-03A, Oct. 1981.
[2] Amdahl Corp., "580 Technical Introduction," 1980.
[3] D. W. Anderson, F. J. Sparacio, and F. M. Tomasulo, "The IBM system/360 Model 91: Machine philosophy and instruction-handling,"IBM J. Res. Develop., vol. 11, pp. 8-24, Jan. 1967.
[4] P. Bonseigneur, "Description of the 7600 computer system,"Computer Group News, pp. 11-15, May 1969.
[5] W. Bucholz, Ed.,Planning a Computer System. New York: McGraw-Hill, 1962.
[6] Control Data Corp.,CDC Cyber 180 Computer System Model 990 Hardware Reference Manual, pub. 60462090, 1984.
[7] Control Data Corp.,CDC CYBER 200 Model 205 Computer System Hardware Reference Manual, Arden Hills, MN, 1981.
[8] Cray Research, Inc.,CRAY-1 Computer Systems, Hardware Reference Manual, Chippewa Falls, WI, 1979.
[9] Floating Point Systems,FPS-100 Programmers Reference Manual, Beaverton, OR, 1980.
[10] J. Hennessy et al., "Hardware/Software Trade-offs in Cache Design,"Symp. Architectural Support Programming Languages and Operating Systems, IEEE CS Press, Los Alamitos, CA, Order No. 1,936, 1989, pp. 2-11.
[11] R. G. Hintz and D. P. Tate, "Control data STAR-100 processor design," inProc. COMPCON 72, IEEE Comput. Soc. Conf. Proc., Sept. 1972, pp. 1-4.
[12] F. H. McMahon, "FORTRAN CPU performance analysis," Lawrence Livermore Labs., 1972.
[13] N. Pang and J. E. Smith, "CRAY-1 simulation tools," Tech. Rep. ECE-83-11, Univ. Wisconsin-Madison, Dec. 1983.
[14] R. M. Russel, "The CRAY-1 computer system,"Commun. ACM, vol. 21, no. 1, pp. 63-72, Jan. 1978.
[15] D. Stevenson, "A proposed standard for binary floating point arithmetic,"Computer, vol. 14, pp. 51-62, Mar. 1981.
[16] J. E. Thornton,Design of a Computer--The Control Data 6600. Glenview, IL: Scott, Foresman, 1970.
[17] W. P. Ward, "Minicomputer blasts through 4 million instructions a second,"Electron., pp. 155-159, Jan. 13, 1982.

Index Terms:
precise recovery; pipelined processors; precise interrupt problem; saved process state; sequential model of program execution; architectural order; parallel pipeline structure; Cray-1S scalar architecture; performance degradation; interrupts; parallel architectures; performance evaluation; pipeline processing; system recovery.
Citation:
J.E. Smith, A.R. Pleszkun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Transactions on Computers, vol. 37, no. 5, pp. 562-573, May 1988, doi:10.1109/12.4607
Usage of this product signifies your acceptance of the Terms of Use.