This Article 
 Bibliographic References 
 Add to: 
Pseudoexhaustive Test Pattern Generator with Enhanced Fault Coverage
April 1988 (vol. 37 no. 4)
pp. 496-500
A method of pseudoexhaustive test pattern generation is proposed that is suitable above all for circuits using random access scan. Two linear feedback shift registers are used to generate scan addresses and test patterns to be scanned into these addresses. It is shown that the method gives better results than random testing.

[1] S. Barsilai, D. Coppersmith, and A. L. Rosenberg, "Exhaustive generation of bit patterns with applications to VLSI self-testing,"IEEE Trans. Comput., vol. C-32, pp. 190-194, Feb. 1983.
[2] D. T. Tang and L. S. Woo, "Exhaustive test pattern generation with constant weight vectors,"IEEE Trans. Comput., vol. C-32, pp. 1145-1150, Dec. 1983.
[3] D. T. Tang and Ch. L. Chen, "Logic test pattern generation using linear codes,"IEEE Trans. Comput., vol. C-33, pp. 845-850, Sept. 1984.
[4] L. T. Wang and E. J. McCluskey, "A new condensed linear feedback shift register design for VLSI system testing," inProc. FTCS-14, 1984, pp. 360-365.
[5] E. J. McCluskey, "Verification testing--A pseudoexhaustive test technique,"IEEE Trans. Comput., vol. C-33, pp. 541-546, June 1984.
[6] S. B. Akers, "On the use of linear sums in exhaustive testing," inProc. FTCS-15, 1985, pp. 148-153.
[7] A. Lempel and M. Cohn, "Design of universal test sequences for VLSI,"IEEE Trans. Inform. Theory, vol. IT-31, no. 1, pp. 10-17, Jan. 1985.
[8] P. H. Bardell and W. H. McAnney, "Parallel pseudorandom sequences for built-in test," inProc. Int. Test Conf., 1984, pp. 302-308.
[9] D. T. Tang and Ch. L. Chen, "Iterative exhaustive pattern generation for logic testing,"IBM J. Res. Develop., vol. 28, pp. 212-219, Mar. 1984.
[10] E. B. Eichelberger and E. Lindbloom, "Random-pattern coverage enhancement and diagnosis for LSSD logic self-test,"IBM J. Res. Develop., vol. 27, pp. 265-272, May 1983.
[11] G. C. Clark and J. B. Cain,Error-Correcting Coding for Digital Communications. New York: Plenum, 1981.
[12] O. Novak, "Built-in test pattern generator for RAS," inProc. FTSD-9 Conf., Brno Czechoslovakia, June 25-27, 1986.
[13] T. Williams and K. Parker, "Design for testability--A survey,"IEEE Trans. Comput., vol. C-31, pp. 2-15, Jan. 1982.
[14] T. T. Feng, "A survey of interconnection networks,"IEEE Computer, vol. 14, pp. 12-30, Dec. 1981.
[15] B. I. Dervisoglu, "VLSI self-testing using exhaustive bit patterns," inProc. ICCD, 1985, pp. 558-561.
[16] P. Golan, O. Novák, and J. Hlavicka, "Pseudoexhaustive test pattern generator with enhanced fault coverage," inProc. FTCS-16, Vienna, Austria, 1986, pp. 404-409.

Index Terms:
pseudoexhaustive test pattern generation; random access scan; linear feedback shift registers; scan addresses; feedback; integrated circuit testing; logic testing; shift registers.
P. Golan, P. Novak, J. Hlavicka, "Pseudoexhaustive Test Pattern Generator with Enhanced Fault Coverage," IEEE Transactions on Computers, vol. 37, no. 4, pp. 496-500, April 1988, doi:10.1109/12.2198
Usage of this product signifies your acceptance of the Terms of Use.