This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Multiple Stuck-Open Fault Detection in CMOS Logic Circuits
April 1988 (vol. 37 no. 4)
pp. 426-432
It is shown that a test set based on two-pattern tests, which are designed to detect single stuck-open faults, can be found that detects all multiple stuck-open faults inside any CMOS gate in the circuit. The concept is extended to three-pattern tests, which are obtained for every single stuck-open fault at the checkpoints. If a certain condition is satisfied, then it can be shown that the resu

[1] R. L. Wadsack, "Fault modeling and logic simulators of CMOS and MOS integrated circuit,"Bell Syst. Tech. J., vol. 57, pp. 1449-1473, May-June 1978.
[2] J. Galiay, Y. Crouzet, and M. Vergniault, "Physical versus logical fault models for MOS LSI circuits: Impact on their testability,"IEEE Trans. Comput., vol. C-29, pp. 527-531, June 1980.
[3] R. Chandramouli, "On testing stuck-open faults," inProc. Int. Symp. Fault-Tolerant Comput., Milan, Italy, June 1983, pp. 258-265.
[4] K. W. Chiang and Z. G. Vranesic, "On fault detection in CMOS logic networks," inProc. Design Automat. Conf., Miami Beach, FL, June 1983, pp. 50-56.
[5] Y. M. El-Ziq, "Automatic test generation for stuck-open faults in CMOS VLSI," inProc. Design Automat. Conf., Nashville, TN, June 1981, pp. 347-354.
[6] Y. M. El-Ziq and R. J. Cloutier, "Functional-level test generation for stuck-open faults in CMOS VLSI," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1981, pp. 536-546.
[7] S. K. Jain and V. D. Agrawal, "Test generation for MOS circuits using D-algorithm," inProc. Design Automat. Conf., Miami Beach, FL, June 1983, pp. 64-70.
[8] P. Agrawal, "Test generation at the switch level," inProc. Int. Conf. Comput.-Aided Design, Santa Clara, CA, Nov. 1984, pp. 128-130.
[9] S. M. Reddy, M. K. Reddy, and V. D. Agrawal, "Robust tests for stuck-open faults in CMOS combinational logic circuits," inProc. Int. Symp. Fault-Tolerant Comput., Orlando, FL, June 1984, pp. 44-49.
[10] S. M. Reddy, M. K. Reddy, and J. G. Kuhl, "On testable design for CMOS logic circuits," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1983, pp. 435-445.
[11] N. K. Jha and J. A. Abraham, "Design of testable CMOS circuits under arbitrary delays,"IEEE Trans. Comput.-Aided Design, vol. CAD-4, pp. 264-269, July 1985.
[12] S. M. Reddy and M. K. Reddy, "Testable realizations for FET stuck-open faults in CMOS combinational logic circuits,"IEEE Trans. Comput., vol. C-35, pp. 742-754, Aug. 1986.
[13] S. M. Reddy, V. D. Agrawal, and S. K. Jain, "A gate-level model for CMOS combinational logic circuits with application to fault detection," inProc. Design Automat. Conf., June 1984, pp. 504-509.
[14] S. A. Al-Arian and D. P. Agrawal, "Comprehensive fault model and testing of CMOS circuits," inProc. Int. Test Conf., Philadelphia, PA, Oct. 1984, pp. 218-223.
[15] F. J. Ferguson and J. P. Shen, "Multiple-fault test sets for MOS complex gates," inProc. Int. Conf. Comput.-Aided Design, Santa Clara, CA, Nov. 1985, pp. 36-38.
[16] N. K. Jha, "Detecting multiple faults in CMOS circuits," inProc. Int. Test Conf., Washington, DC, Sept. 1986, pp. 514-519.
[17] C. J. Stancil, "Algorithms for minimizing test sets for CMOS VLSI circuits," Master's thesis, Coordinated Sci. Lab., Univ. Illinois, Urbana, IL, May 1985.
[18] H. C. Shih and J. A. Abraham, "Fault collapsing techniques for MOS VLSI circuits," inProc. Int. Symp. Fault-Tolerant Comput., Vienna, Austria, July 1986, pp. 370-375.

Index Terms:
multiple stuck-open fault detection; CMOS logic circuits; two-pattern tests; CMOS integrated circuits; integrated logic circuits; logic circuits; logic testing.
Citation:
N.K. Jha, "Multiple Stuck-Open Fault Detection in CMOS Logic Circuits," IEEE Transactions on Computers, vol. 37, no. 4, pp. 426-432, April 1988, doi:10.1109/12.2186
Usage of this product signifies your acceptance of the Terms of Use.