This Article 
 Bibliographic References 
 Add to: 
Optimal Design and Sequential Analysis of VLSI Testing Strategy
March 1988 (vol. 37 no. 3)
pp. 339-347
A method for determining the optimal testing period and measuring the production yield is discussed. With the increased complexity of VLSI circuits, testing has become more costly and time-consuming. The design of a testing strategy, which is specified by the testing period based on the coverage function of the testing algorithm, involves trading off the cost of testing and the penalty of passi

[1] D. P. Siewiorek and L. K-W. Lai, "Testing of digital systems,"Proc. IEEE, vol. 69, pp. 1321-1333, Oct. 1981.
[2] R. A. Rasmussen, "Automated testing of LSI,"Computer, vol. 15, pp. 69-78, Mar. 1982.
[3] T. W. Williams, "VLSI testing"Computer, vol. 17, pp. 126-136, Oct. 1984.
[4] T. W. Williams and N. C. Brown, "Defect level as a function of fault coverage,"IEEE Trans. Comput., vol. C-30, pp. 987-988, Dec. 1981.
[5] T. W. Williams, "Sufficient testing in a self-testing environment," inProc. Int. Test Conf., 1984, pp. 167-172.
[6] J. J. Shedletsky and E. J. McCluskey, "The error latency of a fault in a combinational digital circuit," inProc. Fault-Tolerant Comput. Symp., 1975, pp. 210-214.
[7] J. J. Shedletsky, "Random testing: Practicality vs. verified effectiveness," inProc. Fault-Tolerant Comput. Symp., 1977, pp. 175-179.
[8] J. E. Smith, "Measures of the effectiveness of fault signature analysis,"IEEE Trans. Comput., vol. C-29, pp. 510-514, June 1980.
[9] T. W. Williams and E. B. Eichelberger, "Random patterns within a structured sequential logic design," inProc. Int. Test Conf., 1977, pp. 19-26.
[10] C. Timoc, F. Stott, K. Wickman, and L. Hess, "Adaptive self-test for microprocessor," inProc. Int. Test Conf., 1983, pp. 701-703.
[11] V. D. Agrawal and P. Agrawal, "An automatic test generation system for Illiac IV logic boards,"IEEE Trans. Comput., vol. C-21, pp. 1015-1017, Sept. 1972.
[12] V. D. Agrawal, "An information theoretic approach to digital fault testing,"IEEE Trans. Comput., vol. C-30, pp. 582-587, Aug. 1981.
[13] V.D. Agrawal, S.C. Seth, and P. Agrawal, "Fault Coverage Requirements in Production Testing of LSI Circuits,"IEEE J. Solid State Circuits, Vol. SC-17, No. 1, Feb. 1982, pp. 57-61.
[14] S. Seth and V. Agrawal, "Characterizing the LSI Yield Equation from Wafer Test Data,"IEEE Trans. CAD, Vol. 3, Apr. 1984, pp. 123-126.
[15] M. H. DeGroot,Optimal Statistical Decisions, New York: Mc-Graw-Hill, 1970.
[16] H. Chernoff,Sequential Analysis and Optimal Design, SIAM, 1972.
[17] J. L. Doob,Stochastic Processes, New York: Wiley, 1953.
[18] S. M. Ross,Stochastic Processes, New York: Wiley, 1983.

Index Terms:
optimal design; sequential analysis; VLSI testing strategy; production yield; coverage function; fault tolerant computing; integrated circuit testing; VLSI.
P.S. Yu, C.M. Krishna, Y.-H. Lee, "Optimal Design and Sequential Analysis of VLSI Testing Strategy," IEEE Transactions on Computers, vol. 37, no. 3, pp. 339-347, March 1988, doi:10.1109/12.2171
Usage of this product signifies your acceptance of the Terms of Use.