This Article 
 Bibliographic References 
 Add to: 
Random Pattern Testability of Delay Faults
March 1988 (vol. 37 no. 3)
pp. 291-300
In a computer system, the maximum allowable propagation delay of the combinational logic networks between latches is equal to the interval between the system clocks. The objective of delay testing is to guarantee that the delay of the manufactured network falls within specifications. Here, the capability of random patterns to detect slow paths in combinational logic is analyzed. Formulas that r

[1] G. L. Smith, "Model for delay faults based upon paths," inProc. 1985 Int. Test Conf., Philadelphia, PA, Nov. 1985, pp. 342-349.
[2] J. D. Lesser and J. J. Shedletsky, "An experimental delay test generator for LSI logic,"IEEE Trans. Comput., vol. C-29, pp. 235- 248, Mar. 1980.
[3] K. D. Wagner, "The error latency of delay faults in combinational and sequential circuits," inProc. 1985 Int. Test Conf., Philadelphia, PA, Nov. 1985, pp. 334-341.
[4] E. B. Eichelberger and T. W. Williams, "A logic design structure for LSI testing," inProc. 14th Design Automat. Conf., 1977, pp. 462-468.
[5] D. Komonytsky, "LSI self-test using level sensitive scan design and signature analysis," inProc. 1982 Int. Test Conf., Philadelpha, PA, Nov. 1982, pp. 414-424.
[6] J. Savir, G. S. Ditlow, and P. H. Bardell, "Random pattern testability,"IEEE Trans. Comput., vol. C-33, pp. 79-90, Jan. 1984.
[7] S. Karlin and H. M. Taylor,A First Course in Stochastic Processes, 2nd ed. New York: Academic, 1975.
[8] J. Savir and P. H. Bardell, "On random pattern test length,"IEEE Trans. Comput., vol. C-33, pp. 467-474, June 1984.

Index Terms:
random pattern testability; delay faults; combinational logic networks; latches; system clocks; combinatorial circuits; logic testing.
J. Savir, W.H. McAnney, "Random Pattern Testability of Delay Faults," IEEE Transactions on Computers, vol. 37, no. 3, pp. 291-300, March 1988, doi:10.1109/12.2166
Usage of this product signifies your acceptance of the Terms of Use.