This Article 
 Bibliographic References 
 Add to: 
A Multiple-Access Pipeline Architecture for Digital Signal Processing
March 1988 (vol. 37 no. 3)
pp. 283-290
The design of a special-purpose CMOS processor for digital signal processing is described. A high degree of processing concurrency is achieved through the use of two modified pipelined architectures in parallel. Each pipeline section is connected to a bus for maximum flexibility in accessing any stage in the pipeline. Each pipeline section can be dynamically configured under microprogram contro

[1] H. S. Stone,Introduction to Computer Architecture, Chicago, IL: Science Research Associates, 1980.
[2] F. El Guibaly, "Fair arbitration protocols for multiprocessors," inProc. 28th Midwest Symp. Circuits Syst., Louisville, KY, 1985, pp. 249-252.
[3] P. M. Kogge,The Architecture of Pipelined Computers. New York: McGraw-Hill, 1981.
[4] E. E. Swartzlander,VLSI Signal Processing Systems, Hingham, MA: Kluwer Academic, 1986.
[5] T. W. Williams and K. P. Parker, "Design for testability-A survey,"IEEE Trans. Comput., vol. C-31, pp. 2-15, Jan. 1982.
[6] V. D. Agarwal, S. K. Jain, and D. M. Singer, "A CAD system for design for testability,"VLSI Design, vol. 5, pp. 46-54, Oct. 1984.
[7] R. G. Bennets,Design of Testable Logic Circuits, Reading, MA: Addison-Wesley, 1984.
[8] C. M. Stephenson, "Control of a variable configuration pipelined arithmetic unit," inProc. 11th Allerton Conf. Circuits Syst. Theory, Univ. Illinois, Champaign-Urbana, 1973, pp. 558-567.
[9] S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers, "The IBM System/360 Model 91: Floating-point executive unit,"IBM J. Res. Develop., vol. 11, pp. 34-53, Jan. 1967.
[10] C. V. Ramamoorthy and B. W. Wah, "Computer architecture: An introduction," inSpecial Computer Architectures for Pattern Processing, K. S. Fu and T. I. Ichikawa, Eds. Boca Raton, FL: CRC Press, 1982, pp. 5-34.
[11] C. D. Thompson, "Fourier transforms in VLSI,"IEEE Trans. Comput., vol. C-32, pp. 1047-1057, Nov. 1983.
[12] A. M. Despain, "Very fast Fourier transform algorithms hardware for implementation,"IEEE Trans. Comput., vol. C-28, pp. 333-341, May 1979.
[13] S. G. Smith, "Fourier transform machines," inVLSI Signal Processing: A Bit-Serial Approach, P. Deneyer and D. Renshaw, Eds. Reading, MA: Addison-Wesley, 1985, pp. 147-197.
[14] K. S. Anderson, "Real time considerations for DFT algorithms,"Real Time Signal Processing IV, K. Bromley, Ed.,Proc. SPIE 431, 1983, pp. 230-238.
[15] B. McKinney, "A pipelined complex-number multiplier for VLSI implementation," inTech. Dig. 1985 Conf. Very Large Scale Integration, Nov. 1985, pp. 34-37.
[16] G. Puukila, "CMC guide for designers using the Northern Telecom CMOS3 process," Rep. IC85-6, Canadian Microelectron. Corp., Queen's Univ., Kingston, Ont., Canada, June 6, 1985.
[17] N. A. Alexandridis,Microprocessor System Design Concepts, Rockville, MD: Computer Science Press, 1984.
[18] B. McKinney, "The VLSI design of a general-purpose FFT chip," Master's Thesis, Univ. Victoria, Victoria, B.C., Canada, Jan. 1986.
[19] B. McKinney and F. El Guibaly, "A Fourier transform algorithm and VLSI implementation," inProc. IEEE Electronicom '85, Oct. 1985.
[20] M. Moris Mano,Digital Logic and Computer Design, Englewood Cliffs, NJ: Prentice-Hall, 1979, ch. 3.
[21] R. E. Owen, "VLSI architectures for digital signal processing,"VLSI Design, June 1984, pp. 20-28.

Index Terms:
multiple-access pipeline architecture; digital signal processing; CMOS processor; processing concurrency; microprogram control; floating-point data; arithmetic logic unit; computerised signal processing; digital arithmetic; parallel architectures.
B.C. McKinney, F. El Guibaly, "A Multiple-Access Pipeline Architecture for Digital Signal Processing," IEEE Transactions on Computers, vol. 37, no. 3, pp. 283-290, March 1988, doi:10.1109/12.2165
Usage of this product signifies your acceptance of the Terms of Use.