This Article 
 Bibliographic References 
 Add to: 
The Design of TSC Error C/D Circuits for SEC/DED Codes
March 1988 (vol. 37 no. 3)
pp. 258-265
A design technique for totally self-checking (TSC) error correcting/detection (C/D) circuits of single error correcting, double error detection (SEC/DED) codes is described. The structure of these circuits achieves concurrent fault detection and location under normal input conditions. A separate internal fault indication is provided. This improves the reliability, maintainability, and availabil

[1] J. Khakbaz, "Self-testing embedded parity trees," inDig. 14th Annu. Int. Symp. Fault-Tolerant Comput. (FTCS-12), Santa Monica, CA, June 1982, pp. 109-116.
[2] D. K. Pradhan, "A new class of error-correcting/detecting codes for fault-tolerant computer applications,"IEEE Trans. Comput., vol. C- 39, pp. 471-481, June 1980.
[3] R. W. Hamming, "Error detecting and error correcting codes,"Bell. Syst. Tech. J., vol. 29, pp. 147-160, Jan. 1950.
[4] M. Y. Hsiao, "A class of optimal minimum odd-weight column SEDDED codes,"IBM J. Res. Develop., pp. 395-401, July 1970.
[5] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP Congr. 68, vol. 2, Edinburgh, Scotland, 1968, pp. 878-883.
[6] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[7] D. A. Anderson, "Design of self-checking digital networks using coding techniques," Coordinated Science Lab. Rep. R-527m, Univ. Illinois, Urbana, Oct. 1971.
[8] P. Elias, "Error-free coding,"IRE Trans., vol. PGIT-4, pp. 29-37, 1954.
[9] D. C. Bossen, D. L. Ostapko, and A. M. Patel, "Optimum test patterns for parity networks," inProc. AFIPS 1970 Fall Joint Comput. Conf., vol. 17, Houston, TX, Nov. 17-19, 1970, pp. 63-68.

Index Terms:
error correction circuits; error detection circuits; totally self-checking; single error correcting; double error detection; codes; concurrent fault detection; reliability; maintainability; availability; fault-tolerant system; error locators; automatic testing; error correction codes; error detection codes; fault tolerant computing; logic testing.
N. Gaitanis, "The Design of TSC Error C/D Circuits for SEC/DED Codes," IEEE Transactions on Computers, vol. 37, no. 3, pp. 258-265, March 1988, doi:10.1109/12.2162
Usage of this product signifies your acceptance of the Terms of Use.