This Article 
 Bibliographic References 
 Add to: 
Exhaustive Test Pattern Generation Using Cyclic Codes
February 1988 (vol. 37 no. 2)
pp. 225-228
The generation of exhaustive test patterns for VLSI circuits using linear feedback shift registers is described in terms of cyclic codes. Punctured cyclic codes are used to generate exhaustive test patterns of any length. A techniques for the generation of punctured cyclic codes is presented. A technique is also presented to reduce the size of test sets obtained from punctured cyclic codes.

[1] E. B. Eichelberger and E. Lindbloom, "Randon-pattern coverage enhancement and diagnosis for LSSD logic self-test,"IBM J. Res. Develop., vol. 21, pp. 265-272, May 1983.
[2] T. W. Williams and K. P. Parker, "Design for testability-A survey,"Proc. IEEE, vol. 71, pp. 98-112, Jan. 1983.
[3] T. W. Williams, "VLSI testing"Computer, vol. 17, pp. 126-136, Oct. 1984.
[4] E. J. McCluskey, "Built-in self-test techniques,"IEEE Design Test Comput., vol. 2, pp. 21-28 Apr. 1985.
[5] E. J. McCluskey, "Built-in self-test techniques,"IEEE Design Test Comput., vol. 2, pp. 29-36 Apr. 1985.
[6] E. J. McCluskey and S. Bozorgui-Nesbat, "Design for autonomous test,"IEEE Trans. Comput., vol. C-30, pp. 866-875, Nov. 1981.
[7] A. K. Chandra, L. T. Kou, and G. Markowsky, "On sets of Boolean n-vectors with all k-projections surjective," Res. Rep. RC-8936, IBM T. J. Watson Research Center, Yorktown Heights, NY, July 1981.
[8] D. T. Tang and L. S. Woo, "Exhaustive test pattern generation with constant weight vectors,"IEEE Trans. Comput., vol. C-32, pp. 1145-1150, Dec. 1983.
[9] E. J. McCluskey, "Verification testing-A pseudoexhaustive test technique,"IEEE Trans. Comput., vol. C-33, pp. 541-546, June 1984.
[10] D. T. Tang and C. L. Chen, "Iterative exhaustive pattern generation for logic testing,"IBM J. Res. Develop., vol. 28, pp. 212-219, Mar. 1984.
[11] L. T. Wang and E. J. McCluskey, "A New condensed linear feedback shift register design for VLSI/system testing," inDig. Papers, 14th Int. Conf. Fault-Tolerant Comput., June 1984, pp. 360-365.
[12] D. T. Tang and C. L. Chen, "Logic test pattern generation using linear codes,"IEEE Trans. Comput., vol. C-33, pp. 845-850, Sept. 1984.
[13] S. B. Akers, "On the use of linear sums in exhaustive testing," inDig. of Papers, 15th Int. Conf. Fault-Tolerant Comput., June 1985, pp. 148-153.
[14] W. W. Peterson and E. J. Weldon, Jr.,Error-Correcting Codes, 2nd ed. Cambridge, MA: MIT Press, 1972.
[15] S. W. Golomb,Shift Register Sequences, rev. ed. Laguna Hills, CA: Aegean Park Press, 1982.
[16] E. R. Berlekamp,Algebraic Coding Theory. New York: McGraw-Hill, 1968.
[17] M. Y. Hsiao, A. M. Patel, and D. K. Pradhan, "Store address generator with on-line fault-detection capability,"IEEE Trans. Comput., vol. C-26, pp. 1144-1147, Nov. 1977.

Index Terms:
exhaustive test pattern generation; built-in self testing; VLSI circuits; linear feedback shift registers; punctured cyclic codes; automatic testing; codes; logic testing; VLSI.
C.L. Chen, "Exhaustive Test Pattern Generation Using Cyclic Codes," IEEE Transactions on Computers, vol. 37, no. 2, pp. 225-228, Feb. 1988, doi:10.1109/12.2152
Usage of this product signifies your acceptance of the Terms of Use.