This Article 
 Bibliographic References 
 Add to: 
A Distributed Resource Management Mechanism for a Partitionable Multiprocessor System
February 1988 (vol. 37 no. 2)
pp. 201-210
A resource-management mechanism is presented for a multiprocessor system consisting of a pool of homogeneous processing elements interconnected by multistage networks. The mechanism aims at making effective use of hardware resources of the multiprocessor system in support of high-performance parallel computations. It can create many physically independent subsystems simultaneously without incur

[1] Y. W. Ma and R. Krishnamurti, "The architecture of REPLICA--A special purpose computer system for active multi-sensory perception of 3-dimensional objects," inProc. 11th Annu. Symp. Comput. Architecture, pp. 30-37.
[2] B. Arden and R. Ginosar, "MP/C: A multiprocessor/computer architecture,"IEEE Trans. Comput., vol. C-31, pp. 455-473, May 1982.
[3] R. E. Buehreret al., "The ETH-multiprocessor EMPRESS: A dynamically configurable MIMD system,"IEEE Trans. Comput., vol. C-31, pp. 1035-1044, Nov. 1982.
[4] R. Manner, "Hardware task/processor scheduling in a polyprocessing environment,"IEEE Trans. Comput., vol. C-33, pp. 626-636, July 1984.
[5] M. C. Sejnowskiet al., "An overview of the Texas reconfigurable array computer," inProc. AFIPS Conf. 1980, pp. 631-641.
[6] H. J. Siegelet al., "PASM: A partitionable SIMD/MIMD system for image processing and pattern recongnition,"IEEE Trans. Comput., vol. C-30, pp. 934-947, Dec. 1981.
[7] C. K. Baru and S. Y. W. Su, "The architecture of SM3: A dynamically partitionable multicomputer system,"IEEE Trans. Comput., vol. C-35, pp. 790-801, Sept. 1986.
[8] L. Snyder, "Introduction to configurable highly parallel processor,"Computer, vol. 15, pp. 47-56, Jan. 1982.
[9] Y. Parker,Multi-Microprocessor System. London, England: Academic, 1983, ch. 3.
[10] A. Fiat and A. Shamir, "Polymorphic arrays a novel VLSI layout for systolic computing," inProc. 25th Symp. Foundation Comput. Sci., Oct. 1984, pp. 37-45.
[11] N. Gollakota and F. G. Gray, "Reconfigurable cellular architecture," inProc. 1984 Int. Conf. Parallel Processing, Aug. 1984, pp. 377- 379.
[12] C. Davis, S. P. Kartashev, and S. I. Karatshev, "Reconfigurable multicomputer networks for very fast real-time applications," inProc. 1982 NCC, 1982, pp. 441-457.
[13] K. Hwang and Z. Xu, "Remps: A reconfigurable multiprocessor for scientific supercomputing," inProc. 1985 Int. Conf. Parallel Processing, pp. 734-741.
[14] C. L. Wuet al., "Prototype of star architecture-A status report," inProc. NCC, 1985, pp. 191-201.
[15] C. L. Wu and T. Y. Feng, "On a class of multistage interconnection networks,"IEEE Trans. Comput., vol. C-29, pp. 694-702, Apr. 1980.
[16] W. Lin and C. L. Wu, "Reconfiguration procedures for a polynomial partitionable multiprocessor,"IEEE Trans. Comput., vol. C-35, pp. 910-916, Oct. 1986.
[17] Z. Kohavi,Switching and Finite Automa Theory. New York: McGraw-Hill, 1978.
[18] L. Kleinrock,Queueing System, Vol. I. New York: Wiley, 1976.
[19] D. L. Tuomenoksa and H. J. Siegel, "Task preloading for reconfigurable parallel processing systems,"IEEE Trans. Comput., vol. C-33, pp. 895-905, Oct. 1984.
[20] H. Kobayashi,Modeling and Analysis: An Introduction to System Performance Evaluation. Reading, MA: Addison-Wesley, 1978.
[21] S. B. Akers, "A truth table method for the synthesis of combinatorial logic,"IRE Trans. Comput., pp. 604-615, Dec. 1961.

Index Terms:
homogeneous processing element pool; multistage interconnection networks; performance simulation; reconfigurability; distributed resource management mechanism; partitionable multiprocessor system; parallel computations; physically independent subsystems; distributed processing; operating systems (computers); parallel architectures; parallel processing; performance evaluation.
W. Lin, C.-L. Wu, "A Distributed Resource Management Mechanism for a Partitionable Multiprocessor System," IEEE Transactions on Computers, vol. 37, no. 2, pp. 201-210, Feb. 1988, doi:10.1109/12.2149
Usage of this product signifies your acceptance of the Terms of Use.