This Article 
 Bibliographic References 
 Add to: 
Architectural Yield Optimization for WSI
January 1988 (vol. 37 no. 1)
pp. 88-110
A novel methodology for investigating wafer-scale integration (WSI) designs is proposed. This methodology combines the results of work on integrated circuit yield modeling with a study of the effects of system architecture in large-area integrated circuit yield. This work provides a hierarchical framework in which computing structures may be analyzed to determine functionality on a wafer scale

[1] W. G. Ansley, "Computation of integrated-circuit yields from the distribution of slice yields for the individual devices,"IEEE Trans. Electron Devices, vol. ED-15, pp. 405-406, June 1968.
[2] R.C. Aubusson and I. Catt, "Wafer-Scale Integration -- A Fault-Tolerant Procedure,"IEEE J. Solid-State Circuits, Vol. SC-13, No. 3, June 1978, pp. 339-344.
[3] J. Backus, "Can programming be liberated from the von Neumann style? A functional style and its algebra of programs,"Commun. ACM, vol. 21, no. 8, pp. 613-641, Aug. 1978.
[4] J. F. M. Bindels, J. D. Chilpala, F. H. Fischer, T. F. Mantz, R. G. Nelson, and R. T. Smith, "Cost-effective yield improvement in fault-tolerant VLSI memory," inIEEE 1981 Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 1981, pp. 82-83.
[5] C. Brown, "Researchers attempt wafer-scale integration,"Electron. Eng. Times, Sept. 12, 1983.
[6] D. F. Calhoun, "The pad relocation technique for interconnecting LSI arrays of imperfect yield," inProc. Fall Joint Comput. Conf., 1969, pp. 99-109.
[7] F. R. K. Chung, F. T. Leighton, and A. L. Rosenberg, "Diogenes: A methodology for designing fault-tolerant VLSI processor arrays," inProc. 13th Int. Symp. Fault-Tolerant Comput., 1983, pp. 26-32.
[8] A. B. Glaser and G. E. Subak-Sharpe,Integrated Circuit Engineering. Reading, MA: Addison-Wesley, 1979.
[9] D. Gordan, I. Koran, and G. M. Silberman, "Embedding tree structures in VLSI hexagonal arrays,"IEEE Trans. Comput., vol. C- 33, pp. 104-108, Jan. 1984.
[10] A. Gupta and J. A. Lathrop, "Yield analysis of large integrated-circuit chips,"IEEE J. Solid-State Circuits, vol. SC-7, pp. 389-395, Oct. 1972.
[11] A. Gupta, W. A. Porter, and J. A. Lathrop, "Defect analysis and yield degradation of integrated circuits,"IEEE J. Solid-State Circuits, vol. SC-9, pp. 96-102, June 1974.
[12] J. C. Harden, "A wafer scale cellular tree architecture," Ph.D. dissertation, Texas A&M Univ., June 1985.
[13] K. S. Hedlund, "Wafer scale integration of parallel processors," Ph.D. dissertation, Purdue Univ., Dec. 1982.
[14] K. S. Hedlund, "WASP--Wafer-scale systolic processor,"VLSI Design, pp. 70-71, July/Aug. 1983.
[15] R. S. Hemmert, "Poisson process and integrated circuit yield predictions,"Solid-State Electron., vol. 24, pp. 511-515, June 1981.
[16] C. Hodgman,C.R.C. Standard Mathematical Tables, 12th ed.Cleveland, OH: Chemical Rubber, 1964, p. 313.
[17] S. M. Hu, "Some considerations in the formulation of IC yield statistics,"Solid-State Electron., vol. 22, pp. 205-211, 1979.
[18] K. Kokkonen, P. O. Sharp, R. Albers, J. Dishaw, F. Louie, and R. J. Smith, "Redundancy techniques for fast static RAMS," inIEEE 1981 Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 1981, pp. 80-81.
[19] T. Leighton and C. E. Leiserson, "Wafer-scale integration of systolic arrays,"IEEE Trans. Comput., vol. C-34, pp. 448-461, May 1985.
[20] G. A. Magó, "A network of microprocessors to execute reduction languages," Two Parts.Int. J. Comput. Inform. Sci., no. 5, vol. 8, pp. 349-385 and no. 6, vol. 8, pp. 435-471, 1979.
[21] G. A. Magó, "A cellular computer architecture for functional programming," inProc. IEEE Comput. Soc. COMPCON, Spring 1980, pp. 179- 187.
[22] G. A. Magóand D. Middleton, "The FFP machine--A progress report," inProc. Int. Workshop High-Level Comput. Architecture, Los Angeles, CA, May 1984.
[23] T. E. Mangir and A. Aviienis, "Fault-tolerant design for VLSI: Effect of interconnect requirements on yield improvement of VLSI designs,"IEEE Trans. Comput., vol. C-31, pp. 609-615, July 1982.
[24] T. E. Mangir, "Use of on-chip redundancy for fault-tolerant VLSI design," UCLA Comput. Sci. Dep., Rep. CSD-820201, Feb. 1982.
[25] F. B. Manning, "An approach to highly integrated, computer-maintained cellular arrays,"IEEE Trans. Comput., vol. C-26, pp. 536-552, June 1977.
[26] C. Mead and L. Conway,Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, pp. 150-152.
[27] G. E. Moore, "What level of LSI is best for you?,"Electronics, vol. 43, pp. 126-130, Feb. 1970.
[28] H. Murrmann and D. Kranzer, "Yield modeling of integrated circuits,"Siemens Forschungs Entwicklungs Berichte, vol. 9, pp. 38-40, Feb. 1980.
[29] B. T. Murphy, "Cost-size optima of monolithic integrated circuits,"Proc. IEEE, vol. 52, pp. 1537-1545, Dec. 1964.
[30] B. T. Murphy, "Comments on 'A new look at yield of integrated circuits,'"Proc. IEEE, vol. 59, p. 1128, July 1971.
[31] T. Okabe, M. Nagata, and S. Shimada, "Analysis on yield of integrated circuits and a new expression for the yield,"Electron. Eng. Japan, vol. 92, pp. 135-141, Dec. 1972.
[32] O. Paz and T. L. Lawson, "Modification of Poisson statistics: Modeling defects induced by diffusion,"IEEE J. Solid-State Circuits, vol. SC-12, pp. 540-546, Oct. 1977.
[33] D. L. Peltzer, "Wafer-scale integration: The limits of VLSI?,"VLSI Design, pp. 43-47, Sept. 1983.
[34] R. L. Petritz, "Current state of large scale integration technology," inProc. Fall Joint Comput. Conf., 1967, pp. 65-85.
[35] J. E. Price, "A new look at yield of integrated circuits,"Proc. IEEE, vol. 58, pp. 1290-1291, Aug. 1970.
[36] J. I. Raffel, A. H. Anderson, G. H. Chapmann, S. L. Garverick, K. H. Konkle, B. Mathur, and A. M. Soares, "A demonstration of very large area integration using laser restructuring," inIEEE 1983 Int. Symp. Circuits Syst. Proc., May 1983, pp. 781-784.
[37] J. I. Raffelet al., "A wafer-scale digital integrator using restructurable VLSI,"IEEE J. Solid-State Circuits, vol. SC-20, pp. 399-406, Feb. 1985.
[38] C. S. Raghavendra, A. Aviienis, and M. Ercegovac, "Fault-tolerance in binary tree architectures," inProc. 13th Int. Symp. Fault-Tolerant Comput., 1983, pp. 360-364.
[39] A. Rogers,Statistical Analysis of Spatial Dispersions. London, UK: Pion, 1974, pp. 12-20.
[40] A. L. Rosenberg, "The Diogenes approach to testable fault-tolerant arrays of processors,"IEEE Trans. Comput., vol. C-32, pp. 902- 910, Oct. 1983.
[41] R. B. Seeds, "Yield, economic, and logistic models for complex digital arrays," inIEEE Int. Conv. Rec., part 6, 1967, pp. 60-61.
[42] C. H. Stapper, "Defect density distribution for LSI yield calculations,"IEEE Trans. Electron Devices, vol. ED-20, pp. 655-657, July 1973.
[43] C. H. Stapper, "On a composite model to the IC yield problem,"IEEE J. Solid-State Circuits, vol. SC-10, pp. 537-539, Dec. 1975.
[44] C. H. Stapper, "LSI yield modeling and process monitoring,"IBM J. Res. Develop., vol. 20, pp. 228-234, May 1976.
[45] C. H. Stapper, A. N. McLaren, and M. Dreckmann, "Yield model for productivity optimization of VLSI memory chips with redundancy and partial good product,"IBM J. Res. Develop., vol. 24, pp. 398-409, May 1980.
[46] C. H. Stapper, "Comments on 'Some considerations in the formulation of IC yield statistics,'"Solid State Electron., vol. 24, pp. 127-132, 1981.
[47] C. H. Stapper, "Yield model for 256K RAMS and beyond," inIEEE 1982 Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 1982, pp. 12- 13.
[48] C. H. Stapper and R. J. Rosner, "A simple method for modeling VLSI yields,"Solid State Electron., vol. 25, pp. 487-489, 1982.
[49] C. H. Stapperet al., "Evolution and accomplishments of VLSI yield management at IBM,"IBM J. Res. Develop., vol. 26, pp. 532-544, Sept. 1982.
[50] C. H. Stapper, F. M. Armstrong, and K. Saji, "Integrated circuit yield statistics,"Proc. IEEE, vol. 71, pp. 453-470, Apr. 1983.
[51] C. H. Stapper, "Modeling of integrated circuit defect sensitivities,"IBM J. Res. Develop., vol. 27, pp. 549-557, Nov. 1983.
[52] C. H. Stapper, "Modeling of defects in integrated circuit photolithographic patterns,"IBM J. Res. Develop., vol. 28, pp. 461-474, July 1984.
[53] D. M. Stewart, "The economics of laser repairing the one megabit dynamic RAM," presented at SEMICON/West '84, May, 1984.
[54] D. M. Stewart, "Lasers fix dynamic RAMS,"Electron. Week, vol. 58, pp. 45- 49, Feb. 4, 1985.
[55] N. R. Strader and J. S. Kilby, "Wafer scale integration--Historical perspective," Semiconductor Res. Corp. WorkshopWafer Scale Integration: An Assessment, Sept. 1984.
[56] "Trilogy Ltd. closes semiconductor line, halves work force,"Wall Street J., vol. 74, p. 5, Aug. 10, 1984.
[57] R. M. Warner, Jr., "Applying a composite model to the IC yield problem,"IEEE J. Solid-State Circuits, vol. SC-9, pp. 86-95, June 1974.
[58] R. M. Warner, Jr., "A Note on IC-yield statistics,"Solid-State Electron., vol. 24, pp. 1045-1047, Dec. 1981.

Index Terms:
architectural yield optimisation; wafer-scale integration; integrated circuit yield modeling; computing structures; circuit reliability; computer architecture; failure analysis; fault tolerant computing; redundancy; VLSI.
J.C. Harden, N.R. Stader, II, "Architectural Yield Optimization for WSI," IEEE Transactions on Computers, vol. 37, no. 1, pp. 88-110, Jan. 1988, doi:10.1109/12.75138
Usage of this product signifies your acceptance of the Terms of Use.