This Article 
 Bibliographic References 
 Add to: 
Optimized Layout of MOS Cells
January 1988 (vol. 37 no. 1)
pp. 79-87
A design method using both logical optimization and optimized topological arrangements is described. Starting from a minimized Boolean function, a synthesis of an optimized well-structured network is obtained. The most original aspect of this approach is a transistor merging procedure leading to a nonseries-parallel network while maintaining a systematic layout. An extension to the synthesis of

[1] T. K. Liu, "Synthesis algorithms for 2-level MOS networks,"IEEE Trans. Comput., vol. C-24, pp. 72-79, Jan. 1975.
[2] Y. M. El-Ziq, "Logic design automation of MOS combinational with fan-in, fan-out constraints," inProc. 14th Design Automat. Conf., June 1977, pp. 240-249.
[3] S. Muroga,VLSI System Design. New York: Wiley, 1982, ch. 4.
[4] T. Uehara and W. M. Van Cleemput, "Optimal layout of CMOS functional arrays,"IEEE Trans. Comput., vol. C-30, pp. 304-312, May 1981.
[5] P. Eichenberger, R. Mathews, and J. Newkirk, "A target language for silicon compilers," inProc. COMPCON SPRING, Feb. 1982.
[6] W. J. Kubitz, J. F. P. Luhukay, and F. L. Wong, "An automatic NMOS cell synthesis system," inProc. ICCAD, Santa Clara, CA, Sept. 1983, pp. 190-191.
[7] E. J. Yoffa and P. S. Hauge, "ACORN: A local customization approach to DCVS physical design," inProc. 22nd Design Automat. Conf., June 1985, pp. 32-38.
[8] J. Majos and J. C. Lardy, "The multidrain MOS transistor," inProc. 4th ESSIRC Euro. Solid State Circuit Conf., Amsterdam, the Netherlands, Sept. 18-21, 1978, pp. 133-135.
[9] A. D. Lopez and H-F. S. Law, "A dense gate matrix layout method for MOS VLSI,"IEEE Trans. Electron Devices, vol. ED. 27, pp. 1671- 1675, Aug. 1980.
[10] A. E. Dunlop, "Slim: The translation of symbolic layouts into mask data,"J. Digital Syst., vol. V, no. 4, pp. 429-451, 1981.
[11] K. W. Crouch, J. M. Siskind, and J. R. Southard, "Generating custom high performance VLSI designs from succint algorithmic descriptions," inProc. Conf. Advanced Res. VLSI, Jan. 25-27, 1982, pp. 28-39.
[12] G. Saucier and G. Thuau, "Systematic and optimized layout of MOS cells," inProc. 22nd Design Automat. Conf., June 1985, pp. 53-61.
[13] G. Saucier and G. Thuau, "Arbre de décision binaire sur Silicium,"AFCET-RAIRO, vol. 20, no. 2, pp. 159-181, 1986.
[14] S. H. Caldwell,Switching Circuits and Logical Design. New York: Wiley, 1962.
[15] J. Kuntzmann,Algèbre de Boole. Paris, France: Dunod, 1968.
[16] G. Thuau, "Conception logique et topologique en technologie MOS," Doctoral dissertation, INPG, Grenoble, France, Dec. 1983, ch. 1.

Index Terms:
optimised MOS cell layout; logical optimization; optimized topological arrangements; minimized Boolean function; well-structured network; transistor merging procedure; nonseries-parallel network; circuit layout CAD; field effect integrated circuits; logic design; minimisation of switching nets.
G. Thuau, G. Saucier, "Optimized Layout of MOS Cells," IEEE Transactions on Computers, vol. 37, no. 1, pp. 79-87, Jan. 1988, doi:10.1109/12.75140
Usage of this product signifies your acceptance of the Terms of Use.