The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.01 - January (1988 vol.37)
pp: 58-70
ABSTRACT
The performance of cache-based multiprocessors for general-purpose computing and for multitasking is analyzed with simple throughput models. A private cache is associated with each processor, and multiple buses connect the processors to the shared, interleaved memory. Simple models based on dynamic instruction mix statistics are introduced to evaluate upper bounds on the throughput when indepen
INDEX TERMS
shared interleaved memory; cache-based multiprocessors; multiple buses; performance; general-purpose computing; multitasking; throughput; private cache; dynamic instruction mix statistics; buffer storage; multiprocessing systems; performance evaluation.
CITATION
M. Dubois, "Throughput Analysis of Cache-Based Multiprocessors with Multiple Buses", IEEE Transactions on Computers, vol.37, no. 1, pp. 58-70, January 1988, doi:10.1109/12.75139
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool