This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Error Secure/Propagating Concept and its Application to the Design of Strongly Fault-Secure Processors
January 1988 (vol. 37 no. 1)
pp. 14-24
A concept of the error-secure and the error-propagating interfaces of the subsystems in a digital system is introduced, and shown to be useful for practical design and verification for a strongly fault-secure system which is known to achieve the totally self-checking (TSC) goal. A sufficient condition is shown for subsystem interfaces to meet for it to be possible to construct a strongly fault-

[1] W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," inProc. IFIP 68, Aug. 1968, pp. 878-883.
[2] D. A. Anderson and G. Metze, "Design of totally self-checking check circuits form-out-of-ncodes,"IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[3] J. E. Smith and G. Metze, "Strongly fault secure logic networks,"IEEE Trans. Comput., vol. C-27, pp. 491-499, June 1978.
[4] M. Nicolaidis, I. Jansch, and B. Courtois, "Strongly code disjoint checkers," inProc. 14th Int. Conf. Fault-Tolerant Comput., June 1984, pp. 16-21.
[5] M. Diaz, P. Azema, and J. M. Ayache, "Unified design of self-checking and fail-safe combinational and sequential machines,"IEEE Trans. Comput., vol. C-28, pp. 276-281, Mar. 1979.
[6] J. E. Smith and P. Lam, "A theory of totally self-checking system design,"IEEE Trans. Comput., vol. C-32, pp. 831-843 Sept. 1983.
[7] J. Viaud and R. David, "Sequential self-checking circuits," inProc. 10th Int. Symp. Fault-Tolerant Comput., June 1980, pp. 263-268.
[8] J. Wakerly,Error Detecting Codes, Self-Checking Circuits and Applications. New York: North-Holland, 1978.
[9] S. L. Wang and A. Avizienis, "The design of totally self checking circuits using programmable logic array," inProc. 9th Int. Symp. Fault-Tolerant Comput., June 1979, pp. 173-180.
[10] F. Ozuguner, "Design of totally self-checking asynchronous and synchronous sequential machines," inProc. 7th Int. Symp. Fault-Tolerant Comput., June 1977, pp. 124-129.
[11] MCS-80 User's Manual, Intel Corp., Oct. 1977.
[12] W. C. Carteret al., "Cost effectiveness of self-checking computer design," inProc. 7th Int. Symp. Fault-Tolerant Comput., June 1977, pp. 117-123.
[13] W. N. Toy, "Fault-tolerant design of local ESS processors,"Proc. IEEE, vol. 66, pp. 1126-1145, Oct. 1978.
[14] C. P. Disparte, "A self-checking VLSI microprocessor for electronic engine control," inProc. 11th Int. Symp. Fault-Tolerant Comput., June 1981, p. 253.
[15] C. Y. Wong, W. K. Fuchs, J. A. Abraham, and E. S. Davidson, "The design of a microprogram control unit with concurrent error detection," inProc. Annu. Int. Symp. Fault-Tolerant Comput., June 1983, pp. 476-483.
[16] M. P. Halbert and S. M. Bose, "Design approach for a VLSI self-checking MIL-STD-1750A microprocessor," inProc. 14th Int. Conf. Fault-Tolerant Comput., June 1984, pp. 254-259.
[17] M. Nicolaidis, "Evaluation of a self-checking version of the MC68000 microprocessor," inProc. 15th Annu. Int. Symp. Fault Tolerant Comput., June 1985, pp. 350-356.
[18] J. M. Berger, "A note on error detection codes for asymmetric channels"Inform. Contr., vol. 4, pp. 68-73, Mar. 1961.
[19] W. M. Toy, "A novel parallel binary counter design with parity prediction and error detection scheme,"IEEE Trans. Comput., vol. C-20, pp. 44-48, Jan. 1971.
[20] M. A. Marouf and A. D. Friedman, "Design of self-checking checkers for Berger codes," inProc. Annu. Int. Symp. Fault Tolerant Comput., June 1978, pp. 179-184.
[21] G. P. Mak, J. A. Abraham, and E. S. Davidson, "The design of PLAs with concurrent error detection," inProc. 12th Annu. Int. Symp. Fault Tolerant Comput., June 1982, pp. 303-310.
[22] T. Nanya and T. Kawamura, "A note on strongly fault-secure sequential circuits,"IEEE Trans. Comput., vol. C-36, pp. 1121- 1123, Sept. 1987.

Index Terms:
error-secure interfaces; totally self-checking systems; Intel 8080; strongly fault-secure processors; error-propagating interfaces; digital system; 8 bit; automatic testing; computer architecture; computer interfaces; fault tolerant computing; microprocessor chips.
Citation:
T. Nanya, T. Kawamura, "Error Secure/Propagating Concept and its Application to the Design of Strongly Fault-Secure Processors," IEEE Transactions on Computers, vol. 37, no. 1, pp. 14-24, Jan. 1988, doi:10.1109/12.75147
Usage of this product signifies your acceptance of the Terms of Use.