|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds
April 1987 (vol. 36 no. 4)
pp. 410-420
| ASCII Text | x | ||
| C.D. Polychoronopoulos, U. Banerjee, "Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds," IEEE Transactions on Computers, vol. 36, no. 4, pp. 410-420, April, 1987. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.1987.1676923, author = {C.D. Polychoronopoulos and U. Banerjee}, title = {Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds}, journal ={IEEE Transactions on Computers}, volume = {36}, number = {4}, issn = {0018-9340}, year = {1987}, pages = {410-420}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.1987.1676923}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds IS - 4 SN - 0018-9340 SP410 EP420 EPD - 410-420 A1 - C.D. Polychoronopoulos, A1 - U. Banerjee, PY - 1987 KW - vector machines KW - DO all and DO across loops KW - multiprocessors KW - parallel Fortran programs KW - program graphs KW - program speedup KW - speedup bounds VL - 36 JA - IEEE Transactions on Computers ER - | |||
The main aim of the paper is to study allocation of processors to, parallel programs executing on a multiprocessor system, and the resulting speedups. First, we consider a parallel program as a sequence of steps where each step consists of a set of parallel operations. General bounds on the speedup on a p- processor system are derived based on this model. Measurements of code parallelism for the, LINPACK numerical package are presented to support the belief that typical numerical programs contain much potential parallelism that can be discovered by a good restructuring compiler. Next, a parallel program is represented as a task graph whose nodes are do across loops (i.e., loops whose iterations can be partially, overlapped). It is shown how processors can be allocated to exploit horizontal and vertical parallelism in such graphs. Two processor allocation heuristic algorithms (WP and PA) are presented. PA is the heart of the WP and is used to obtain efficient processor allocations for a set of independent parallel tasks. WP allocates processors to general task graphs. Finally, a general formula for the speedup of a DO across loop is given that is more accurate than the known formula.
Index Terms:
vector machines, DO all and DO across loops, multiprocessors, parallel Fortran programs, program graphs, program speedup, speedup bounds
Citation:
C.D. Polychoronopoulos, U. Banerjee, "Processor Allocation for Horizontal and Vertical Parallelism and Related Speedup Bounds," IEEE Transactions on Computers, vol. 36, no. 4, pp. 410-420, April 1987, doi:10.1109/TC.1987.1676923
Usage of this product signifies your acceptance of the Terms of Use.

