This Article 
 Bibliographic References 
 Add to: 
December 1986 (vol. 35 no. 12)
pp. 1035-1044
M.C. Browne, Department of Computer Science, Carnegie-Mellon University
Verifying the correctness of sequential circuits has been an important problem for a long time. But lack of any formal and efficient method of verification has prevented the creation of practical design aids for this purpose. Since all the known techniques of simulation and prototype testing are time consuming and not very reliable, there is an acute need for such tools. In this paper we describe an automatic verification system for sequential circuits in which specifications are expressed in a propositional temporal logic. In contrast to most other mechanical verification systems, our system does not require any user assistance and is quite fast?experimental results show that state machines with several hundred states can be checked for correctness in a matter of seconds!
Index Terms:
temporal logic model checking, Asynchronous circuits, hardware verification, sequential circuit verification, temporal logic
M.C. Browne, E.M. Clarke, D.L. Dill, B. Mishra, "Automatic Verification of Sequential Circuits Using Temporal Logic," IEEE Transactions on Computers, vol. 35, no. 12, pp. 1035-1044, Dec. 1986, doi:10.1109/TC.1986.1676711
Usage of this product signifies your acceptance of the Terms of Use.