CSDL - IEEE Transactions on Computers

IEEE Computer Society (PDF)

pp. c2

Algorithmic State Machine Design and Automatic Theorem Proving: Two Dual Approaches to the Same Activity (Abstract)

D. Snyers, Philips Research Laboratory

A. Thayse

pp. 853-861

PDF

HTML

Built-In Testing of Memory Using an On-Chip Compact Testing Scheme (PDF)

K. Kinoshita, Department of Information ahd Behavioral Sciences, Faculty of Integrated Arts and Sciences, Hiroshima University

K.K. Saluja

pp. 862-870

Distributed Recovery in Fault-Tolerant Multiprocessor Networks (Abstract)

R.M. Yyanney, TRW

J.P. Hayes

pp. 871-879

PDF

HTML

Clocking Schemes for High-Speed Digital Systems (Abstract)

S.H. Unger, Department of Computer Science, Columbia University

null Chung-Jen Tan

pp. 880-895

PDF

HTML

A Signed Bit-Sequential Multiplier (Abstract)

T. Rhyne, MCC

N.R., II Strader

pp. 896-901

PDF

HTML

Analysis of Performability for Stochastic Models of Fault-Tolerant Systems (Abstract)

B.R. Iyer, IBM T. J. Watson Research Center

L. Donatiello

P. Heidelberger

pp. 902-907

PDF

HTML

Comments on "A Massive Memory Machine" (PDF)

J.R. Goodman, Department of computer Science, University of Wisconsin

H.C. Young

pp. 907-910

Reconfiguration Procedures for a Polymorphic and Partitionable Multiprocessor (Abstract)

null Woei Lin, Department of Electrical Engineering, Pennsylvania State University

null Chuan-Lin Wu

pp. 910-916

PDF

HTML

Dual Systolic Architectures for VLSI Digital Signal Processing Systems (Abstract)

G.E. Bridges, Department of Electrical Engineering, University of Manitoba

pp. 916-923

PDF

HTML

A VLSI Solution to the Vertical Segment Visibility Problem (Abstract)

E. Lodi, Department of Information Science, University of Pisa

L. Pagli

pp. 923-928

PDF

HTML

Comments on "Matrix Processors Using p-Adic Arithmetic for Exact Linear Computations" (PDF)

R.N. Gorgui-Naguib, Department of Electrical Engineering, Imperial College of Science and Technology

R.A. King

pp. 928-930

Comments on "Detection of Faults in Programmable Logic Arrays" (PDF)

null Liang Ye-Wei, Beijing Institute of Computer Technology

null Jin Wei

pp. 930-931

Author's Reply (PDF)

J.E. Smith, Astronautics Corporation of America

pp. 931

Author's Reply¹ (PDF)

A.A. Nilsson, Center for Communications and Signal Processing, North Carolina State University

pp. 932

Correction to "Lower Bounds for Sorting with Realistic Instruction Sets" (PDF)

E. Dittert, Department of Computer Science, New Mexico State University

M.J. O'Donnell

pp. 932

IEEE Computer Society Publications (PDF)

pp. 932

Information for Authors (PDF)

pp. 932