This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
April 1986 (vol. 35 no. 4)
pp. 379-383
S. Bozorgui-Nesbat, Schlumberger Research Laboratories
A new technique for designing easily testable PLA's is presented. The salient features of this technique are: 1) low overhead, 2) high fault coverage, 3) simple design, and 4) little or no impact on normal operation of PLA's. This technique consists of the addition of input lines in such a way that, in test mode, any single product line can be activated and its associated circuitry and device can be tested. Using this technique, all multiple stuck-at faults, as well as all multiple extra and multiple missing device faults, are detected.
Index Terms:
test generation for PLA's, Design for testability, PLA testing, programmable logic arrays (PLA)
Citation:
S. Bozorgui-Nesbat, E.J. McCluskey, "Lower Overhead Design for Testability of Programmable Logic Arrays," IEEE Transactions on Computers, vol. 35, no. 4, pp. 379-383, April 1986, doi:10.1109/TC.1986.1676775
Usage of this product signifies your acceptance of the Terms of Use.