This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Memory interleaving and multiple access ports are the key to a high memory bandwidth in vector processor systems. Each of the active ports supports an independent access stream to memory among which access conflicts may arise. Such conflicts lead to a decrease in memory bandwidth. We present some analytical results for the calculation of the resulting effective bandwidth for one and two access streams to a memory system in a vector processor. In particular, conditions for conflict-free access are given together with some conflicting cases that should be avoided. Finally, examples of measurements on a Cray X-MP and corresponding simulations are presented.
Index Terms:
memory access in vector mode,Barrier-situation,conflict-free access,interleaved memories,linked conflict
Citation:
"On the effective bandwidth of interleaved memories in vector processor systems," IEEE Transactions on Computers, vol. 34, no. 10, pp. 949-957, Oct. 1985, doi:10.1109/TC.1985.6312199
Usage of this product signifies your acceptance of the Terms of Use.