The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - March (1985 vol.34)
pp: 279-283
L.N. Bhuyan , Department of Electrical and Computer Engineering, University of Southwestern Louisiana
ABSTRACT
An interference analysis of the interconnection networks (IN's) for tightly coupled multiprocessors is presented in this correspondence. The interconnections considered are crossbars and delta networks. Two situations are examined: when a memory module is equally likely to be addressed by a processor and when a processor has a favorite memory. It is shown that for a higher rate of favorite requests, the delta networks perform close to a crossbar.
INDEX TERMS
multiprocessor performance, Bandwidth, crossbar switches, favorite memories, multistage interconnection networks
CITATION
L.N. Bhuyan, "An Analysis of Processor-Memory Interconnection Networks", IEEE Transactions on Computers, vol.34, no. 3, pp. 279-283, March 1985, doi:10.1109/TC.1985.1676571
50 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool