This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
D.P. Agrawal, Department of Electrical and Computer Engineering, North Carolina State University
Index Terms:
stuck-at faults, The emergence of multiple processor systems has seen the increased use of multistage interconnection networks (MIN's), built with several stages of 2-input 2-output switching elements (SE's). The connectivity and fault tolerance of these networks are important problems as MIN's are expected to be the heart of these systems. This paper employs a versatile graph model of an SE that could represent all possible stuck type terminal faults at the control lines and input/output data lines. This techni, Adjacency matrix, average distance, connectivity, dynamic full access capability, graph model, multistage interconnection networks, reachability matrix
Citation:
D.P. Agrawal, null Ja-Song Leu, "Dynamic Accessibility Testing and Path Length Optimization of Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 34, no. 3, pp. 255-266, March 1985, doi:10.1109/TC.1985.1676568
Usage of this product signifies your acceptance of the Terms of Use.