CSDL - IEEE Transactions on Computers

IEEE Computer Society (PDF)

pp. c2

Guest Editors' Introduction Parallel Processing (PDF)

H.J. Segel, School of Elec. Eng. Purdue Univ.

L.H. Jamieson

pp. 949-951

List of Referees (PDF)

pp. 951

Modular Matrix Multiplication on a Linear Array (Abstract)

I.V. Ramakrishnan, Department of Computer Science, University of Maryland

P.J. Varman

pp. 952-958

PDF

HTML

Improvement Algorithms for Semijoin Query Processing Programs in Distributed Database Systems (Abstract)

A.L.P. Chen, Department of Electrical Engineering, University of Southern California

V.O.K. Li

pp. 959-967

PDF

HTML

Measuring the Parallelism Available for Very Long Instruction Word Architectures (Abstract)

A. Nicolau, Department of Computer Science, Cornell University

J.A. Fisher

pp. 968-976

PDF

HTML

Efficient Internode Communications in Reconfigurable Binary Trees (Abstract)

S.P. Kartashev, University of Nebraska at Lincoln, Lincoln, NE 68508, and Dynamic Computer Architecture, Inc.

S.I. Kartashev

pp. 977-990

PDF

HTML

Packet Switching Networks for Multiprocessors and Data Flow Computers (Abstract)

null Chi-Yuan Chin, Corporate Research and Development, General Electric Company

null Kai Hwang

pp. 991-1003

PDF

HTML

A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems (Abstract)

K.B. Irani, Computing Research Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan

I.H. Onyuksel

pp. 1004-1012

PDF

HTML

Instruction Issue Logic in Pipelined Supercomputers (Abstract)

S. Weiss, Department of Computer Sciences, University of Wis-consin

J.E. Smith

pp. 1013-1022

PDF

HTML

Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing (Abstract)

H. Kasahara, Department of Electrical Engineering, Waseda University

S. Narita

pp. 1023-1029

PDF

HTML

Fast Execution of Loops with IF Statements (Abstract)

U. Banerjee, Control Data Corporation

D.D. Gajski

pp. 1030-1033

PDF

HTML

Memory Interference Models with Variable Connection Time (Abstract)

T.N. Mudge, Computing Research Laboratory, Department of Electrical En'gineering and Computer Science, University of Michigan

H.B. Al-Sadoun

pp. 1033-1038

PDF

HTML

An Efficient Implementation of Search Trees on [lg N + 1] Processors (Abstract)

M.J. Carey, Department of Computer Science, University of Wisconsin

C.D. Thompson

pp. 1038-1041

PDF

HTML

A Multiprocessor Architecture for Generating Fractal Surfaces (Abstract)

S.L. Stepoway, Department of Computer Science and Engineering, Southern Methodist University

D.L. Wells

G.R. Kane

pp. 1041-1045

PDF

HTML

The Performance of Multimicrocomputer Networks Supporting Dynamic Workloads (Abstract)

D.A. Reed, Department of Computer Science, University of Illinois

pp. 1045-1048

PDF

HTML

IEEE Computer Society Publications (PDF)

pp. 1048

Information for Authors (PDF)

pp. 1048