This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Testable PLA Design with Low Overhead and High Fault Coverage
August 1984 (vol. 33 no. 8)
pp. 743-745
Javad Khakbaz, Center for Reliable Computing, Computer Systems Laboratory, Departments of Electrical Engineering and Computer Science, Stanford University, Stanford, CA 94305.; Memorex Corporatio
A new design of testable PLA's is presented. This design has the following characteristics: it requires little extra hardware; it has very little, if any, impact on the speed of the PLA in normal operation; it has very high fault coverage (all single and multiple stuck-at faults, crosspoint faults, and all combinations thereof are detected); and it can be used for designing testable folded PLA's. This design, however, is not appropriate for built-in test.
Citation:
Javad Khakbaz, "A Testable PLA Design with Low Overhead and High Fault Coverage," IEEE Transactions on Computers, vol. 33, no. 8, pp. 743-745, Aug. 1984, doi:10.1109/TC.1984.5009362
Usage of this product signifies your acceptance of the Terms of Use.