This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Instruction Fetch Unit for a High-Performance Personal Computer
August 1984 (vol. 33 no. 8)
pp. 712-730
ASCII Text
x 
 
Butler W. Lampson, Gene McDaniel, Severo M. Ornstein, "An Instruction Fetch Unit for a High-Performance Personal Computer," IEEE Transactions on Computers, vol. 33, no. 8, pp. 712-730, August, 1984.
 
 
BibTex
x
 
@article{ 10.1109/TC.1984.5009357,
author = {Butler W. Lampson and Gene McDaniel and Severo M. Ornstein},
title = {An Instruction Fetch Unit for a High-Performance Personal Computer},
journal ={IEEE Transactions on Computers},
volume = {33},
number = {8},
issn = {0018-9340},
year = {1984},
pages = {712-730},
doi = {http://doi.ieeecomputersociety.org/10.1109/TC.1984.5009357},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - JOUR
JO - IEEE Transactions on Computers
TI - An Instruction Fetch Unit for a High-Performance Personal Computer
IS - 8
SN - 0018-9340
SP712
EP730
EPD - 712-730
A1 - Butler W. Lampson,
A1 - Gene McDaniel,
A1 - Severo M. Ornstein,
PY - 1984
VL - 33
JA - IEEE Transactions on Computers
ER -
 
Butler W. Lampson, Xerox Palo Alto Research Center, Palo Alto, CA.; Systems Research Center, Digital Equipment Corporation, Palo Alto, CA.
Gene McDaniel, Xerox Palo Alto Research Center, Palo Alto, CA.; Western Research Laboratory, Digital Equipment Corporation, Los Altos, CA.
Severo M. Ornstein, Xerox Palo Alto Research Center, Palo Alto, CA.; Computer Professionals for Social Responsibility, Palo Alto, CA.
The instruction fetch unit (IFU) of the Dorado personal computer speeds up the emulation of instructions by prefetching, decoding, and preparing later instructions in parallel with the execution of earlier ones. It dispatches the machine's microcoded processor to the proper starting address for each instruction, and passes the instruction's fields to the processor on demand. A writeable decoding memory allows the IFU to be specialized to a particular instruction set, as long as the instructions are an integral number of bytes long. There are implementations of specialized instruction sets for the Mesa, Lisp, and Smalltalk languages. The IFU is implemented with a six-stage pipeline, and can decode an instruction every 60 ns. Under favorable conditions the Dorado can execute instructions at this peak rate (16 mips).
Citation:
Butler W. Lampson, Gene McDaniel, Severo M. Ornstein, "An Instruction Fetch Unit for a High-Performance Personal Computer," IEEE Transactions on Computers, vol. 33, no. 8, pp. 712-730, Aug. 1984, doi:10.1109/TC.1984.5009357
Usage of this product signifies your acceptance of the Terms of Use.