This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
An Inductive Assertion Method for Register Transfer Level Design Verification
December 1983 (vol. 32 no. 12)
pp. 1073-1080
V. Pitchumani, Department of Electrical and Computer Engineering, Syracuse University
This paper extends Floyd's inductive assertion method to formal verification of register transfer level (RTL) hardware descriptions. An RTL description with imbedded assertions about machine state will be the input to the verifier. The formal semantics of an RTL language for synchronous designs are defined, to make mechanical generation of verification conditions (VC's) possible. These VC's are to be fed to a theorem prover. Proof of all the VC's constitutes complete verification. The semantic rules define how time advances, in addition to how machine variables change. These rules make possible verification of real-time performance as well as logical correctness. Such real-time performance verification is important for some hardware designs. The paper also emphasizes the differences between software and hardware verification. An example is given to illustrate the formal verification method.
Index Terms:
verification condition, Assertions, inductive assertion method, predicate calculus, register transfer level design, synchronous logic, theorem proving
Citation:
V. Pitchumani, E.P. Stabler, "An Inductive Assertion Method for Register Transfer Level Design Verification," IEEE Transactions on Computers, vol. 32, no. 12, pp. 1073-1080, Dec. 1983, doi:10.1109/TC.1983.1676167
Usage of this product signifies your acceptance of the Terms of Use.