This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
M. De Prycker, Bell Telephone Manufacturing Company
The implementation of variable addressing and block structure has a substantial influence on the global system performance. One model dederibes this influence as a product of program statistical, architectural and technological parameters, but only for sequential processors. In this correspondence we adapt this model to processors with an instrution prefetch pipeline. An upper and lower bound for the performance measure is obtained, using a best/worst case analysis. The influence of the memory speed on the performance is also determined.
Index Terms:
performance analysis, Best/worst case, clock cycles, instruction prefetch pipeline, memory speed
Citation:
M. De Prycker, "Representing the Effect of Instruction Prefetch in a Microprocessor Performance Model," IEEE Transactions on Computers, vol. 32, no. 9, pp. 868-872, Sept. 1983, doi:10.1109/TC.1983.1676337
Usage of this product signifies your acceptance of the Terms of Use.