This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
K.G. Shin, Department of Electrical and Computer Engineering, University of Michigan
This paper presents a tree-structured multiprocessor called the hierarchical multimicroprocessor (HM2p), each node of which is composed of a cluster of processor modules (PM's), common memory, DMA interface, switches, communication lines, and a data processor associated with it. The HM2p consists of two different hierarchies, one for data processing and the other for data distribution, which provide clean, structured separation between processing components and user interface components.
Index Terms:
synchronization, Hierarchical multiprocessor, monitor, performance falloff, processing/data distribution hierarchy, queueing model
Citation:
K.G. Shin, null Yann-Hang Lee, J. Sasidhar, "Design of HM2p?A Hierarchical Multimicroprocessor for General-Purpose Applications," IEEE Transactions on Computers, vol. 31, no. 11, pp. 1045-1053, Nov. 1982, doi:10.1109/TC.1982.1675921
Usage of this product signifies your acceptance of the Terms of Use.