This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Testable Design of Iterative Logic Arrays
November 1981 (vol. 30 no. 11)
pp. 833-841
R. Parthasarathy, Department of Electrical and Computer Engineering, University of Iowa
Testable design of unilateral iterative logic arrays (ILA) of combinational cells under the assumption of a single cell failure is considered. The concepts of one-step testability and one-step C-testability are introduced. Methods to modify the basic cell flow table so as to facilitate fault detection and location are given. It is shown that if no directly observable outputs from each cell are available, then it is possible to augment the cell flow table by the addition of a fixed number (=4) of columns and a row so that a faulty cell can be located by a test of length proportional to log2p, where p is the number of cells in the array. However, if directly observable outputs are available from each cell, then the test length is shown to be independent of the array length to locate a faulty cell.
Index Terms:
one-step testability, C-testability, fault detection, fault diagnosis, flow table augmentation, iterative logic arrays, one-step C-testability
Citation:
R. Parthasarathy, S.M. Reddy, "A Testable Design of Iterative Logic Arrays," IEEE Transactions on Computers, vol. 30, no. 11, pp. 833-841, Nov. 1981, doi:10.1109/TC.1981.1675714
Usage of this product signifies your acceptance of the Terms of Use.