This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Synthesis of Generalized Parallel Counters
September 1981 (vol. 30 no. 9)
pp. 699-703
S. Dormido, Departamento de Inform?tica y Autom?tica, Universidad Complutense, Ciudad Universitaria
Synthesis of generalized equal column parallel counters from smaller ones is presented. The notation used for a general counter is (n ? N; d), where n is the number of input columns, N is the number of input bits in each column, and d = s ? n (s = 2, 3,???) is the number of bits in the output word.
Index Terms:
parallel counters, Digital counters, FAST multipliers, multiple-input adders, parallel-counter networks
Citation:
S. Dormido, M.A. Canto, "Synthesis of Generalized Parallel Counters," IEEE Transactions on Computers, vol. 30, no. 9, pp. 699-703, Sept. 1981, doi:10.1109/TC.1981.1675870
Usage of this product signifies your acceptance of the Terms of Use.