The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.05 - May (1981 vol.30)
pp: 305-312
T. Uehara , Computer Science Laboratory, Fujitsu Laboratories
ABSTRACT
Designers of MOS LSI circuits can take advantage of complex functional cells in order to achieve better performance. This paper discusses the implementation of a random logic function on an array of CMOS transistors. A graph-theoretical algorithm which minimizes the size of an array is presented. This method is useful for the design of cells used in conventional design automation systems.
INDEX TERMS
LSI layout, CMOS circuit design, CMOS functional arrays, computer-aided design, design automation, LSI design automation
CITATION
T. Uehara, W.M. Vancleemput, "Optimal Layout of CMOS Functional Arrays", IEEE Transactions on Computers, vol.30, no. 5, pp. 305-312, May 1981, doi:10.1109/TC.1981.1675787
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool