This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
September 1979 (vol. 28 no. 9)
pp. 602-608
R.A. Wood, IBM Corporation, System Communications Division
A programmable logic array (PLA) chip design using special array folding techniques and an on-chip bus structure has been developed. It overcomes the sparseness in conventional large PLA configurations. The design is a masterslice FET chip personalized for the particular application during processing. Software algorithms are used to map conventional PLA formats into the new structure. The techniques used provide improved logic function and performance for an FET array technology. Included are descriptions of the PLA architecture and the circuitry that was used.
Index Terms:
programmable logic array (PLA), Array folding techniques, array logic, array optimization, folded array configuration
Citation:
R.A. Wood, "A High Density Programmable Logic Array Chip," IEEE Transactions on Computers, vol. 28, no. 9, pp. 602-608, Sept. 1979, doi:10.1109/TC.1979.1675427
Usage of this product signifies your acceptance of the Terms of Use.