This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
September 1979 (vol. 28 no. 9)
pp. 594-601
S.S. Patil, Department of Computer Science, University of Utah
This paper explores the use of a proposed programmable storage/logic array (SLA) chip as a general purpose universal logic element for digital computers. The SLA is compared to other programmable logic arrays in implementation and utilization, showing how it permits construction of complete digital subsystems on one chip without sacrifice in programmability. When compared with other contending very large-scale integrated technology (VLSI) approaches, such as microprogrammed processors and gate arrays, the SLA offers an attractive combination of cost, performance, and ease of implementation.
Index Terms:
very large-scale integrated (VLSI) technology, Asynchronous circuits, digital integrated circuit design, digital systems design, logic arrays, programmable logic circuits
Citation:
S.S. Patil, T.A. Welch, "A Programmable Logic Approach for VLSI," IEEE Transactions on Computers, vol. 28, no. 9, pp. 594-601, Sept. 1979, doi:10.1109/TC.1979.1675426
Usage of this product signifies your acceptance of the Terms of Use.