The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.07 - July (1979 vol.28)
pp: 493-500
W.K.S. Walker , European Space Research and Technology Centre (ESTEC)
ABSTRACT
A program for the development of a highly reliable memory has been underway for a number ofyears at ESTEC. Plated wire and ferrite core spaceborne memories have been developed and qualified, and the more recent advent of low power LSI memory devices has made the semiconductor memory an attractive proposition for spaceborne applications. These technologies are briefly discussed and compared. However, in common with the previous solutions, the reliability of a semiconductor memory even when protected by a conventional single error correction scheme, did not meet the requirements of long duration space missions.
INDEX TERMS
spaceborne memory, Erasure and error decoding, fault-tolerant memory
CITATION
W.K.S. Walker, C.-E.W. Sundberg, C.J. Black, "A Reliable Spaceborne Memory with a Single Error and Erasure Correction Scheme", IEEE Transactions on Computers, vol.28, no. 7, pp. 493-500, July 1979, doi:10.1109/TC.1979.1675394
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool