This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Implementing Parallel Counters with Four-Valued Threshold Logic
March 1979 (vol. 28 no. 3)
pp. 200-204
K.W. Current, Department of Electrical Engineering, University of California
Parallel counters are multiple-input circuits that count the number of their inputs that are in a given state. They are useful in implementing parallel multipliers, digital summers, digital correlators, and in other digital signal processing capacities. In this paper, the implementation of parallel counters with four-valued threshold logic is described and these implementations are compared to their binary full adder network counter equivalents. This logic form was selected because of the increasing importance of implementing state-of-the-art digital signal processing systems in large-scale-integrated (LSI) circuit form. LSI circuit designs are, in general, limited by the number of metal signal and power lines that must be placed upon the chip's surface, not by the number of active and passive devices used. Since each signal variable in four-valued logic may assume four logic states, twice the information carrying capacity as in binary logic, an over 50-percent savings in the total number of signal variables required to implement the parallel counter results. Also, with the circuits we describe here, approximately 50 percent fewer transistors and resistors are necessary for the implementation of four-valued logic parallel counters. These savings are attainable with a modest tradeoff in speed and power.
Index Terms:
threshold logic, Four-valved logic full adders, multivalued logic, parallel counters
Citation:
K.W. Current, D.A. Mow, "Implementing Parallel Counters with Four-Valued Threshold Logic," IEEE Transactions on Computers, vol. 28, no. 3, pp. 200-204, March 1979, doi:10.1109/TC.1979.1675320
Usage of this product signifies your acceptance of the Terms of Use.