This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits
March 1978 (vol. 27 no. 3)
pp. 193-200
C.W. Cha, IBM SPD East Fishkill
An algorithm for generating test patterns for combinational circuits has been developed and programmed. The algorithm is definitive and finds a test for all faults including those that require multiple paths to be sensitized, by sensitizing a single path at a time and trying at most each single path. This is achieved by using a new calculus based on nine values (0,1,D,D?,0/D,0/D?, 1/D,1/D?,U). One path is deliberately sensitized while the alternative paths are assigned values which permit the option of desensitizing or sensitizing them as the sensitized path is developed. Experimental results are presented for a variety of cases.
Index Terms:
testing, Backward implication, fault, forward forcing, multiple paths, sensitized path
Citation:
C.W. Cha, W.E. Donath, F. Ozguner, "9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits," IEEE Transactions on Computers, vol. 27, no. 3, pp. 193-200, March 1978, doi:10.1109/TC.1978.1675071
Usage of this product signifies your acceptance of the Terms of Use.