This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Some Performance Issues in Multiprocessor System Design
May 1977 (vol. 26 no. 5)
pp. 506-511
D.P. Bhandarkar, Texas Instruments, Inc.
Analytic and simulation models of memory interference have been reported in the literature. These models provide tools for analyzing various system architecture alternatives. Some of the design parameters are processor speed, memory speed, number of processors, number of memories, use of cache memories, high-order versus low-order interleaving, and memory allocation. This correspondence applies existing analytic and simulation models to the multiprocessor design space and presents guidelines for the multiprocessor system architect. Preferred design alternatives and tradeoffs are outlined.
Index Terms:
Memory interference, memory interleaving, multiprocessors, performance.
Citation:
D.P. Bhandarkar, "Some Performance Issues in Multiprocessor System Design," IEEE Transactions on Computers, vol. 26, no. 5, pp. 506-511, May 1977, doi:10.1109/TC.1977.1674868
Usage of this product signifies your acceptance of the Terms of Use.