This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On the Effective Bandwidth of Parallel Memories
May 1977 (vol. 26 no. 5)
pp. 480-490
D.Y. Chang, Department of Computer Science, University of Illinois
The object of this paper is to bring together several models of interleaved or parallel memory systems and to expose some of the underlying assumptions about the address streams in each model. We derive the performance for each model, either analytically or by simulation, and discuss why it yields better or worse performance than other models (e.g., because of dependencies in the address stream or hardware queues, etc.). We also show that the performance of a properly designed system can be a linear rather than a square root function of the number of memories and processors.
Index Terms:
Array memory system, parallel memory bandwidth, parallel memory performance, memory interference, multiprocessor performance.
Citation:
D.Y. Chang, D.J. Kuck, D.H. Lawrie, "On the Effective Bandwidth of Parallel Memories," IEEE Transactions on Computers, vol. 26, no. 5, pp. 480-490, May 1977, doi:10.1109/TC.1977.1674865
Usage of this product signifies your acceptance of the Terms of Use.