|
| This Article | ||
| | ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| M.C., III Pease, "The Indirect Binary n-Cube Microprocessor Array," IEEE Transactions on Computers, vol. 26, no. 5, pp. 458-473, May, 1977. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.1977.1674863, author = {M.C., III Pease}, title = {The Indirect Binary n-Cube Microprocessor Array}, journal ={IEEE Transactions on Computers}, volume = {26}, number = {5}, issn = {0018-9340}, year = {1977}, pages = {458-473}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.1977.1674863}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - The Indirect Binary n-Cube Microprocessor Array IS - 5 SN - 0018-9340 SP458 EP473 EPD - 458-473 A1 - M.C., III Pease, PY - 1977 KW - Admissible maps KW - array processor KW - fast Fourier transform KW - grid computations KW - microprocessor array KW - n-cube array KW - parallel matrix multiplication KW - parallel processing KW - permutation network KW - switching network KW - triangular permutations KW - virtual array. VL - 26 JA - IEEE Transactions on Computers ER - | |||
This paper explores the possibility of using a large-scale array of microprocessors as a computational facility for the execution of massive numerical computations with a high degree of parallelism. By microprocessor we mean a processor realized on one or a few semiconductor chips that include arithmetic and logical facilities and some memory. The current state of LSI technology makes this approach a feasible and attractive candidate for use in a macrocomputer facility.
Index Terms:
Admissible maps, array processor, fast Fourier transform, grid computations, microprocessor array, n-cube array, parallel matrix multiplication, parallel processing, permutation network, switching network, triangular permutations, virtual array.
Citation:
M.C., III Pease, "The Indirect Binary n-Cube Microprocessor Array," IEEE Transactions on Computers, vol. 26, no. 5, pp. 458-473, May 1977, doi:10.1109/TC.1977.1674863
Usage of this product signifies your acceptance of the Terms of Use.