This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Cellular Logic Array for High-Speed Signed Binary Number Multiplication
September 1975 (vol. 24 no. 9)
pp. 932-935
C.I. Toma, Department of Electronics, "Traian Vuia" Polytechnic Institute of Timisoara
A new high-speed cellular logic array for multiplication of signed binary numbers is described. It uses a four-bit arithmetic logic unit MC10181 to achieve high speed and to reduce the number of interconnections. A multiplication algorithm which implements simultaneous multiplication by two digits of the multiplier results in a cellular logic array achieving high speed and involving less equipment. ment. A high-speed 4 X 2 multiplier chip is proposed.
Index Terms:
Four-bit arithmetic logic unit MC10181, high-speed 4 X 2 multiplier chip, multiplication cellular logic array, signed binary numbers, simultaneous multiplication by two digits of the multiplier.
Citation:
C.I. Toma, "Cellular Logic Array for High-Speed Signed Binary Number Multiplication," IEEE Transactions on Computers, vol. 24, no. 9, pp. 932-935, Sept. 1975, doi:10.1109/T-C.1975.224340
Usage of this product signifies your acceptance of the Terms of Use.