This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fault-Tolerant Carry-Save Adders
December 1974 (vol. 23 no. 12)
pp. 1320-1322
D.K. Pradhan, Department of Computer Science, University of Saskatchewan
In this correspondence a design of fault-tolerant carry-save adders is presented. The design of fault-tolerant carry-save adders is of practical interest since in most of the modem day computers a carry-save adder is an essential circuit. We will also indicate how carry-save adders can be well used as a logic unit and thus some broader application of the design is illustrated.
Index Terms:
Arithmetic logic unit (ALU), bit-wise logic operation, carry-save adders, error correction, fault-tolerant processors, Reed-Muller codes (RMC's).
Citation:
D.K. Pradhan, "Fault-Tolerant Carry-Save Adders," IEEE Transactions on Computers, vol. 23, no. 12, pp. 1320-1322, Dec. 1974, doi:10.1109/T-C.1974.223857
Usage of this product signifies your acceptance of the Terms of Use.