This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
October 1974 (vol. 23 no. 10)
pp. 1069-1078
M.A. Breuer, Department of Electrical Engineering, University of Southern California
One problem associated with test generation algorithms for sequential circuits is that they often produce tests which, when applied to the circuit under test, create static and/or dynamic hazards which may invalidate the test. Usually, for static hazards, but not dynamic hazards, these situations can be predicted using a logic simulator. In this paper we present procedures which can be added to path sensitization test generation algorithms so that the resulting procedure will not produce tests which will be invalidated due to hazards. Incidental to this work is a new simulation technique for handling both static and dynamic hazards. The principal concepts behind this work deal with detecting when hazards are created in a circuit; propagating hazard status information related to a signal line through a circuit; detecting those conditions at flip-flop inputs which necessitate hazard free conditions; and finally, selecting test inputs so that all hazard free conditions are satisfied.
Index Terms:
Dynamic hazards, fault detection, simulation, static hazards, test generation for sequential circuits.
Citation:
M.A. Breuer, R.L. Harrison, "Procedures for Eliminating Static and Dynamic Hazards in Test Generation," IEEE Transactions on Computers, vol. 23, no. 10, pp. 1069-1078, Oct. 1974, doi:10.1109/T-C.1974.223807
Usage of this product signifies your acceptance of the Terms of Use.