Issue No.03 - March (1974 vol.23)
V.C. Hamacher , Department of Electrical Engineering and Computer Science, University of Toronto
The main point made in the above comment, namely, that in our division array  only one row of the array is actively performing processing at any one time, is well taken. This leads to the reasonable conclusion that serially reusing a single row of logic, enabled by temporary storage of the partial remainder, leads to only a small (about 25 percent) speed degradation accompanied by substantial cost savings.
V.C. Hamacher, M. Cappa, "Authors' Reply<sup>2</sup>", IEEE Transactions on Computers, vol.23, no. 3, pp. 327, March 1974, doi:10.1109/T-C.1974.223932