This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fault Folding for Irredundant and Redundant Combinational Circuits
November 1973 (vol. 22 no. 11)
pp. 1008-1015
null Kilin To, Engineering Research Center, Western Electric Company
Fault folding is the process of applying test equivalent or test implied relations from a primary output towards the connected primary inputs in order to find a reduced set of faults that cover the set of faults on the intervening network.
Index Terms:
Combinational networks, digital fault analysis, fault folding, switching theory, testability relations.
Citation:
null Kilin To, "Fault Folding for Irredundant and Redundant Combinational Circuits," IEEE Transactions on Computers, vol. 22, no. 11, pp. 1008-1015, Nov. 1973, doi:10.1109/T-C.1973.223637
Usage of this product signifies your acceptance of the Terms of Use.