Issue No.05 - May (1972 vol.21)
D.B. Armstrong , Bell Telephone Laboratories, Inc.
A deductive method of fault simulation is described, which "deduces" the faults defected by a test at the same time that it simulates explicitly only the good behavior of logic circuit. For large logic circuits (at least several thousand gates) it is expected to be faster than "parallel" fault simulators, but uses much more computer memory than do parallel simulators.
Deductive method, error symptoms, fault dictionary, fault simulation, logic circuits, simulation, trouble location.
D.B. Armstrong, "A Deductive Method for Simulating Faults in Logic Circuits", IEEE Transactions on Computers, vol.21, no. 5, pp. 464-471, May 1972, doi:10.1109/T-C.1972.223542