This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Asynchronous Arbiters
January 1972 (vol. 21 no. 1)
pp. 37-42
W.W. Plummer, Bolt Beranek & Newman, Inc.
When two or more processors attempt to simultaneously use a functional unit (memory, multiplier, etc.), an arbiter module must be employed to insure that processor requests are honored in sequence. The design of asynchronous arbiters is complicated because multiple input changes are allowed, and because inputs may change even if the circuit is not in a stable state. A practical arbiter and its implementation are presented. Implementation of various priority rules (linear, ring, mixed) is discussed, and building large arbiters with trees of two-user arbiters is considered.
Index Terms:
Asynchronous arbiter, asynchronous logic design, conflict resolution, functional unit allocation, hardware resource allocation, macromodules, modular control logic, multiprocessor computer system, priority network, sequential machines with multiple input changes.
Citation:
W.W. Plummer, "Asynchronous Arbiters," IEEE Transactions on Computers, vol. 21, no. 1, pp. 37-42, Jan. 1972, doi:10.1109/T-C.1972.223429
Usage of this product signifies your acceptance of the Terms of Use.